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ABSTRACT 
The majority of VLSI systems are designed using synchronous design 
technique. However, their performances cannot keep pace with the advances of VLSI 
technology. For instance, the clock skew problem is an obstacle for high speed 
synchronous systems. If the global clock of synchronous systems can be eliminated, 
the problem due to clock skew will no longer exist. Self-timed design technique, an 
asynchronous approach, provides a way to improve the performance. 
Self-timed system is a system based on the Muller model. A subsystem of self-
timed system is triggered by an enable signal from the system, and sends a 
completion signal to the system after it has finished an operation. All the subsystems 
of a self-timed system must be a self-timed circuit. In order to prevent hazard, a self-
timed system should satisfy certain assumptions and timing constraints. Therefore, 
special cells are required for self-timed system design. 
A novel asynchronous library, Self-timed Cell Library, is presented in the 
thesis. It is helpful in designing self-timed system. The reasons are: (1) less concern 
about the violations of assumptions and constraints is taken, comparing with using 
conventional standard cell library, because all the components in the library are 
custom made specially for self-timed system, (2) it provides a fast and reliable model 
for the verification of self-timed system either by spice simulator or by verilog 
simulator, (3) it is flexible to be extended because it is compatible with the ES2 
Standard Cell Library. In the thesis, the functionality and the characteristics of each 
component in the Self-timed Cell Library are discussed. 
Also, we will see how to make use of the library to design a self-timed system. 
Two one-bit [1x8] x [8x1] matrix multipliers have been implemented as design 
examples. In one of the multipliers, I propose an efficient technique to implement a 
self-timed system with feedback path using Differential Cascode Switching Logic 
(DCVSL) circuit In addition, I attempt to compare the characteristics of 
micropipeline structure circuit with DCVSL circuit, since these techniques are 
commonly used in self-timed system design. 
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1.1.1 Problems with Synchronous Systems 
Synchronous design is the most popular design technique today in the VLSI 
world. As the technology of VLSI grows towards lower power, higher speed, smaller 
feature size and larger chip size，the performance of synchronous circuit is limited due 
to its global clock approach. For example, in order to synchronize the global clock 
everywhere in a large chip area, many buffers must be added that will increase the 
area overhead. Moreover, power may be wasted when the global clock triggered the 
storage elements even though its data does not change. The clock skew problem [1] is 
also a limiting factor for high speed synchronous design. As the speed becomes 
higher, the global clock period becomes shorter, so the transition time needs to be 
shorter comparing with the clock period. But we cannot generate a clock edge of 
which the slope tends to infinite when increasing the speed of the clock. Therefore, 
the performance of high speed synchronous design is limited. In addition, we consider 
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the global clock period be the worst case of the critical path in the circuit. 
Nevertheless, if global clock can be eliminated, the problems above will not exist. 
Asynchronous system provides an alternative solution by not using the global clock 
approach. 
1.1.2 The Advantages of Self-timed Systems 
An asynchronous system may be modeled as a combination of many 
subsystems and interconnection blocks. This is called a self-timed system [1]. Since a 
self-timed system operates without using global clock, its subsystems operate with 
their local clocks and communicate with each other through interconnection blocks by 
some control protocols. Obviously, the clock skew problem will no longer exist for 
no global clock approach is used. No buffer is needed to maintain the even 
distribution of the global clock in self-timed systems. Furthermore, the storage 
elements will not be operated except the data in it must be changed, thus no power is 
wasted in this case. 
Also, synchronous systems must be clocked taking the worst cases of system 
into account, but the timing of self-timed system tends to be the average case. 
One of the other advantages of self-timed systems is that the timing issue is 
separated from the functionality of the systems. Not like synchronous systems of 
which the timing issue depends on the global clock, self-timed systems connect and 
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assemble the subsystems based on their functionality rather than having to consider 
their timing characteristics. It increased the composability. When the system needs to 
be further improved, designers have to reconsider the global clock by finding the 
worst case of the new critical path among a synchronous system, but for a self-timed 
system, designers only need to replace the individual block by the improved one 
without changing the timing issue of the whole system. Systems are more flexible to 
be changed in this case. 
1.1.3 Self-Timed CeU Library 
There are three popular methods for designing VLSI systems, Full-Custom 
design, Cell-based design and Gate arrays design. Since there are many methods to 
implement the same system for self-timed systems and it is hard to find the optimum, 
it is not efficient using Full-Custom design, For Gate Arrays design, though it has the 
greatest flexibility, it is difficult to handle the delay problem which is especially 
important for a self-timed system. Cell-based design fits the hierarchy concept of self-
timed systems and also can control the delay to generate a hazard-free system. 
Therefore, Cell-based design is the most suitable method to implement a self-timed 
system. 
Why do we need special cell library for self-timed system design? One reason 
is that the resulting circuits should satisfy certain assumptions to assure their 
correctness in asynchronous systems which can be achieved with a novel library. For 
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example, the Muller C element [2] is assumed to be speed-independent that the output 
must be responsible to the inputs only, regardless of when the inputs arrived. If a 
Muller C element is built by basic gates as shown in figure 1.1.1，it may get the wrong 
result when the changing time of one of the inputs is less than the gate delay, then it 
violates the speed-independent assumption. Thus, it is necessary to have a speed-
independent C-element in a self-timed system. The novel cell library serves this 
purpose. 
to-aDf 
nun ' ..11..1, . . . 丨 丨 - 丨 丨 丫 •丨 � l i : � i I 
i^V I 
Figure 1.1,1 C-element implemented by logic-gates 
The second reason is that the novel cell library provides a fast and reliable 
model for the analysis and verification of self-timed system by SPICE simulator and 
by Verilog® simulator. There is a detailed SPICE netlist of each library cell for SPICE 
simulation. In addition, the library cells are modeled using high level description 
language - Verilog®. The models describe not only the cells behavior, but also the cell 
properties including the sizes, the fan-in fan-out capabilities and the propagation 
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delays which make the Verilog® simulation more realistic. All these properties are 
extracted from the spice simulation. 
Furthermore, the Self-timed Cell Library can be extended. Because it is 
compatible with the ES2 Standard Cell Library [3], design is not restricted only to 
self-timed circuit, an asynchronous and synchronous mixed circuit is possible. 
The novel asynchronous cells library is called Self-timed Cell Library. 
1.2 Overview of the Thesis 
This thesis introduces the Self-timed Cell Library which is specially for 
building asynchronous system. A brief introduction is given in Chapter 1. 
Chapter 2 offers a review of background and previous work on self-timed 
system design. 
Chapter 3 describes the functions of the cell modules of the Self-timed Cell 
library. 
Chapter 4 mentions the library cell's characteristics. Both simulation values 
and experimental values are reported. In addition, the CAD related features of the 
library is included. 
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Chapter 5 presents the circuit examples which were built from the library. 
Two new methods are proposed to implement a self-timed system with feedback path. 
Also, the experimental results will be reported. The thesis attempts to evaluate some 
of the methodologies in implementing a self-timed system, and compare their 
efficiencies. 
Finally, Chapter 6 has a summary of the achievements of the thesis and some 
suggestions for future work in this area. 
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An asynchronous circuit is defined as the circuit operates without a global 
clock. The asynchronous concept is applied in most communication applications since 
there is no need to transfer signals synchronously, which is difficult to handle in a 
long distance case. However, the asynchronous concept is not restricted to long 
distance communication applications, it can be applied to the small region case as 
welL 
Not many people prefer to design circuit using asynchronous approach. One 
reason is that the asynchronous design methodology was not as mature as the 
synchronous design methodology in the old times. Designer found that it was difficult 
to manage the operations of an asynchronous circuit without the global clock when 
the complexity of the circuit increased. It was the consequence of lack of an efficient 
methodology to deal with complex asynchronous circuits. 
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In recent years, many researches have worked on asynchronous circuit design 
methodologies and breakthroughs were made using Muller model [4] [5]. The new 
methodologies enhance the capability of designers to handle complex circuits. 
In this chapter, the basic asynchronous models are introduced. In addition, the 
assumptions based on the models are discussed that help us to understand the 
constrains in the asynchronous circuit design. Finally, the recent approaches of 
asynchronous circuit design are introduced. 
2.2 Models for Asynchronous System 
Before introducing the asynchronous circuit design methodologies, the 
mathematical models are mentioned. Huffman model [6] was proposed in 1954 and 
Muller model [7] was introduced later in 1959. They are the common models for 
asynchronous systems, 
2.2.1 Huffman model 
In the Huffman model, the circuit is decomposed into a combinational circuit 
and a set of feedback wires, and a bounded delay is associated with each 
interconnection between gates. It is a bounded wire delay model [8], 
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Figure 2.2.1 shows the Huffman model of an asynchronous system. State 
variables are feedback to the combinational block in order to store the state of the 
system and to manipulate the operational sequence of the system. 
r ；——: [Delay 
； r — \ ~ f Delay ]—i J : Primary 
： r . D e l a y ^ _ \outputs 
Primary • /‘ \ I / • 
inputs rH D e l a y r j ) L f B ^ T V T ^ N ： 
• v. / . l^ L™ ^ ： (~-—>j r n 
Delay — y • 
、 • . • • 匕 ‘ ’ 
广 \ 
; Delay ； 
v — — - J Feedback wires 
Figure 2.2.1 Huffman model of an asynchronous system 
The classical asynchronous circuit design methodology based on this model 
starts from a Finite State Machine-like specification, the flow table，and logic 
equations production and minimization to implement it. 
The circuit is guaranteed to be hazard-free only restricted to the Fundamental 
mode assumption originated from the Hufftnan model. If the feedback wire delay is 
not bounded, there is potential error. The primary input signal may enter the circuit 
which is not stable (the feedback path is not stable), hazard may occurs. Therefore, the 
wire delay must be bounded to prevent the hazard problem. In the physical world, the 
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variations of the manufacturing process may affect the accuracy of the delay analysis 
and even violate the assumption if the bounded wire delay model is used. 
2.2.2 Muller model 
In the Muller model, the circuit is decomposed into gates with an arbitrary 
interconnection, and an. unbounded (but finite) delay is associated with each gate 
output [8], 
In this case, arbitrary interconnections manipulate the sequential behavior of 
systems. Feedback path is not necessary and no feedback unstable occurs. Also, the 
unbounded gate output delay model is used. The timing constraint of this model is 
weaker than that of the bounded wire delay. With the unbounded model, concurrent 
inputs are allowed in system. Actually, this model approaches the case in the physical 
world that makes it more realistic. 
By the way, arbitrary interconnections are important in the Muller model. 
They control the operational sequence and should be hazard-free. A good arbitrary 
interconnection design will result in an effective circuit. Up to now, no standard 
design methodology existed using the Muller model. Many researches have worked 
on this topic. Especially, self-timed system is found to be a popular system based on 
the Muller model. 
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2.3 Self-timed System 
Self-timed System is developed from the Muller Model. It connects and 
assembles the subsystems based on their functionality. Seitz [9] gave the definition in 
the book " Introduction to VLSI system" as follow, 
Definition: A self-timed system is either 
(1) a self-timed element, or 
(2) a legal interconnection of self-timed system. 
According to the definition，each subsystem must be a self-timed element or a 
self-timed block composed of self-timed elements and is linked up by a legal 
interconnection block. 
In fact, each subsystem communicates with each other in an asynchronous way 
through the interconnection blocks between them, A completion signal is sent from a 
subsystem only when a subsystem finishes its operation and to inform the system to 
execute the next operation. Then, an enable signal will be generated to trigger the 
subsystem/subsystems following it. These communication signals are all processed in 
the interconnection blocks which are also called handshaking control circuits (HCCs). 
In other words, the operational sequence of the whole system is controlled by the 
HCCs. The method of implementing a hazard-free HCC is presented in section 2.4.1. 
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2.3.1 Definitions and Assumptions 
Before discussing the details of implementing a self-timed system, the 
definitions of some important terms and the assumptions are introduced. 
Complete circuit: 
Asynchronous circuits without primary inputs. Also called autonomous circuit. 
State Transition Diagram: 
A tool used to describe the behavior of an asynchronous circuit. 
Signal Transition Graph: 
A petri-net with transitions interpreted as signal value changes. 
Stable state: 
If the state is equal to the value computed by the corresponding logic function 
under the input values given by the vector. 
Excited state: � 
If the state is not equal to the value computed by the corresponding logic 
function under the input values given by the vector. 
Four-phase signaling: 
Also known as ！return-to-zero signaling[8].. The time and switching energy 
required to return the signals to their initial condition before next transition. It is level-
sensitive. 
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Speed-independent: 
A circuit is defined to be speed-independent with respect to a state if there is 
only one final class reachable from that state. A circuit is speed-independent if it is 
speed-independent with respect to all state transition diagram's states. 
Semi-modular: 
A circuit is semi-modular if every excited signal becomes stable only by 
changing its value (i.e., not because one of the gate inputs has changed value). For 
example, if x+ enables y十，semi-modularity requires that only after y has actually 
gone high (y+), can x go low (x-). 
Data path: 
The path that data passes includes the latches and the combinational logic 
blocks in the system. 
Control path: 
The path that control signals pass including handshaking control circuits in the 
system. 
The self-timed systems in this thesis are assumed to be speed-independent. 
The HCCs are complete circuit, no external control inputs are required. Moreover, the 
HCCs are also semi-modular. Because semi-modularity is equivalent to hazard-free 
behavior [10]. The control protocol is four-phase signaling. 
The timing constraint requires that the data path and the control path be 
constructed in a way that the transitions on the data path are observed at the receiver 
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before a signal appears on the control path. This is known as the bundling constraint 
which prevent the ambiguity of the arrival time of data path and control path . In fact, 
this constraint will not pose a problem in the real world. 
2.4 Design Methodologies 
Many researches have worked on the design methodologies of asynchronous 
system. For instance, Martin and his group developed the method described in 
[11,12,13] for synthesizing quasi-delay-insensitive circuits from a formal 
specification. Among these methods, two efficient methodologies are chosen in 
implementing the design examples with Self-timed Cell library. That shows the 
Library is flexible to implement circuits with different approaches. 
The main difference between the two methodologies is the way of generating 
completion signal. In the differential logic structure design methodologies, the 
completion signal is extracted from the data path. Conversely, the micropipeline 
design methodology adds a proper "delay to an input signal which matches the 
propagation delay of pipeline for the completion signal generation. 
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2.4.1 Differential Logic Structure Design Methodology 
Differential logic structure is a common technique for the extraction of 
completion signal from data paths. It is done by monitoring the differential outputs. 
Data path and control path are connected in the differential logic structure as shown in 
figure 2.4.1. 
ao / u \ ai 
( H r 
ri V C / ro 
… ： r" - •> 
； _ 
sl7' "i f ~ w" 一 
• DCVSL _ v ST ； 4 DCVSL 
f block ,) PL j j � block 
i Self-timed block ； i Self-timed block 
' l • • 一 * 一 一 , ^ 一 • 一 i — — — 
Figure 2.4,1 Differential logic structure 
2.4.1.1 Data Path 
Differential Cascade Voltage Switching Logic ( DCVSL ) [14] is applied in 
constructing the basic combinational logic in the thesis. The detail of DCVSL will be 
discussed in Chapter 3. Moreover, a self-timed precharged latch ( STPL ) [15] is used 
as a storage element in systems. Note that the data bus is dual rail, both data and its 
complement are transmitted. Therefore, an n-input system has at least 2n data lines. 
page 2-10 
A Novel Asynchronous Cell Library for Self-timed System Design ^Mj 
Chapter 3 Self-Timed Cell Library 
2.4.1.2 Control Path 
Figure 2.4.2 shows a Signal Transition Graph (STG) [16] of the basic 
handshaking control protocol. Signals ri (ro) and ao (ai) are the request and 
acknowledge signals. Signal rdy is the completion signal of STPL. Once rdy is high, 
data output of STPL will not change until ro becomes low even though input data has 
changed. This is a latch function. When a self-timed block completes its operation, the 
rising transition of ri is generated to request the HCC to input data. Then, when ai is 
high which means the STPL is ready to input data, ro will be raised to high to let the 
STPL accept data. After the STPL holds data, ao will fall to low to acknowledge that 
the STPL is holding data. In the rest of the sequence, ri and the other signals will 
change to the opposition level in the order just described. Then the handshaking 
protocol repeats the sequence to form a closed loop to satisfy the live condition[10]. 
This is the basic protocol for self-timed systems. The basic protocol does not allow 
self-timed block to evaluate before STPL clears its data, as governed by ro" -> ao+. As 
a result, the parallelism degree of this protocol is 2 which means at most two events 
may occur concurrently. 
i u 
rr > ro I 
\ ao+ < rdy ！^ >k / 
\J \J 
Figure 2.4.2 Basic handshaking control protocol 
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Meng et al [17] proposed a synthesis method based on STG. The synthesis 
method first adds or eliminates arcs of the STG in the consideration of semi-
modularity to prevent hazard occurred in circuit. Then, it translates the signal changes 
to the states in the state diagram from which the Boolean equation is generated and 
minimized. Figure 2.4.3 indicates a hazard-free HCC of the basic handshaking control 
protocol obtained by Meng's algorithm. This circuit is initialized by signal z and 
signal s. When z 二 0 and s = 1, ro and ao will be reset to 0 and 1, respectively. 
z ^ ^ jL 
- m , 1 1 6 01 ^  1 ^ ^ 
ri ^ I •——-f- b Static C c) “ ^ ro 
• .A h ^ i 1 ^ i T ^ " " ^ ! ^ 
rdy ——>0~^ 
U^INV 
s — - W J 
117 
� • ‘ 
(Stat ic C_elec1 “ ^ ao 
J 
Figure 2.4.3 Basic Handshaking Control Circuit with reset control 
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2.4.2 Micropipeline Design Methodology 
Sutherland in his Turing Award Lecture [18] proposed an efficient 
implementation of asynchronous pipelined modules. The completion signal of 
micropipeline is generated by estimating the delay of data path instead of extracting 
directly from data path. Figure 2.4.4 shows a micropipeline with data processing. 
：Control Path i 
i > 内 门 门 I ~ delay — 广 门 门 d e l a y ~ j 
I......qirigr I 
| c H 厂 \ p M f \ 
Data v 
latch logic latch • logic 
L _ _ J | _ _ _ J _ ) 
Data Path � 
Figure 2.4.4 micropipeline with data processing 
2.4.2.1 Data Path 
There is no restriction on the type of combinational logic block. For 
Simplicity, I use traditional logic block to implement the design examples. Thus the 
data bus is single rail, i.e. at least n data buses are required for n-input circuit. 
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By the way, capture and pass latch (CPLatch), an event-controlled latch, is 
used as a storage element. CP Latch is sensitive to the asynchronous input signals C 
and P. A transition on the C input puts the latch into "memory" mode, while one on 
the P input puts the latch into "transparent" mode. 
2.4.2.2 Control Path 
The control path is composed of delay elements and C-elements as shown in 
figure 2.4.4. The structure is fixed throughout the whole pipeline since that 
micropipeline structure is the pipelined organization of the computation. This 
approach offers a simple and fast architectural framework. 
The timing of the system depends on the value of the delay element. A system 
is the fastest when the delay value is equal to the worst case propagation delay of each 
stage. Nevertheless, it is hard to predict the accurate value in the simulation and 
variations may happen in the fabrication process, some margins should be added to 
the delay value. So, other than the circuitry, the speed of the system depends on how 
much tolerance of delay value added. It is an important issue in designing 
micropipeline structure system. 
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CHAPTER 3 
SELF-TIMED CELL LIBRARY 
3.1 Introduction 
In the Self-timed Cell Library, the basic cells for building different types of 
self-timed systems are included. The library contains C-element which is a speed-
independent module especially important for self-timed control. Moreover, the 
Differential Cascode Voltage Switch Logic (DCVSL) gates are the basic module of 
which the completion signals are generated by monitoring the differential outputs. 
The asynchronous latches and voltage-controlled delay elements are also included. 
3.2 Muller C element 
C-element is suggested by D.E.Muller in 1956 [2]. It is defined as follows. 
Definition: The output state of C-element will be the same as the input states when 
all the input states are the same, otherwise, the output state will be the previous value 
when at least one of the input states is different from the others. 
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The output level of C-element is sensitive to the levels of inputs only, not the 
delay time between each of the inputs' arrivals. It is speed-independent. The truth 
table of 2-input C-element is shown in table 3.2.1. 
A I B I C I C+ 
0 — 0 0 o 
0 " 0 “ 1 o 
0 — 1 0 — o 
0 ~ 1 1 一 1 
1 ~ 0 0 “ o 
1 0 1 1 
1 ~ ~ 1 0 “ 1 
1 I 1 1 1 I 1 
Table 3.2.1 Truth table of 2-input C-element 
C-element is a rendezvous element. In other words, it is an event-and element. 
Changing states represents an event happens. Unless all the events at the input have 
happened, the output of C-element will not be changed, i.e., no event can be triggered 
at the output. C-element is often used to synchronize the concurrent processes. In 
Chapter 4, there is some examples for how C-element functions in this case. 
From table 3.2.2, a C-element with one inverted input can be viewed as a S-R 
latch. S-R latch is a basic element to store internal states in traditional design; for 
example, a counter may be implemented by connecting S-R latches. All the internal 
states are stored in the S-R latches. Similarly, internal states may be stored in C-
element which will hold the previous value until all the input values have changed. 
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Therefore, C-element with one inverted input is a storage element particular for 
L asynchronous systems. 
A B C 丨 C+ S-R latch 
5 o o o o 
“ 0 0 1 1 ~ 1 ~ 
‘ 0 1 0 o ~ o ~ 
0 1 1 0 0 
1 ~ 0 — 0 1 1 
1 一 " " ” 0 1 1 1 
1 1 ~ 0 0 — X 
1 I 1 I 1 1 X — 
Table 3.2.2 C-element with one inverted input 
Figure 3.2.1 shows a dynamic C-element and a static C-element. But in most 
design, static C-element is used which can be implemented by adding a feedback loop 
at the output node to hold the previous value. The feedback loop may be composed of 
a weak feedback inverter which is a minimum size inverter plus two long gates 
devices in CMOS. The feedback inverter must be weak enough that it can be 
overwhelmed by a stronger pull-up or pull-down from the C-element However, the 
static power of this C-element is not zero because the long gates devices are always 
turn on. 
The thesis implemented C-element using the alternative way which uses a 
passive feedback network that no power will be wasted in the static state. Figure 3.2.1 
(b) shows a static C-element using passive feedback network. Similar to a majority 
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gate, the passive feedback network applies feedback to the output node only in the 
/ case that the inputs are at different values. 
B =^ ^^ 0 
(a) (b) 
Figure 3.2.1 (a) Dynamic (b) Static C-element 
In order to satisfy different initial conditions, both resetable C-element and 
setable C-element are contained in the Self-timed Cell Library. A resetable and setable 
C-elements are shown in figure 3.2.2. Note that the appropriate transistors are added 
to clear the C-element. A low signal on the clr line will force the output of the C-
element to zero. Similarly, a high level signal on the set input of a setable C-element 
will force the output of the C-element to one. Moreover, a resetable three-input C-
element is included in the SELF-TIMED Cell Library. 
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Figure 3.2.2 (a) Resetable (b) Setable C-elements 
According to the communicative and associative properties, a three-input C-
element can also be composed of 2 two-input C-element. 
C ( a , b , d ) = C( C ( a , b \ d ) 
proof: From the R.H.S., 
C( C(a,b),d ) = [a^b + c-(a + b)yd + c'[a-b + c'(a + b) + d] 
=a-b'd + c'[d'(a + b) + a'b + c-(a + b) + d] 
=a • b • d + c - [a • d + b - d a - b + a - c + b - c d] 
=a - b • d + c - [a + b + d] 
=C( a,b,d) 
R.H.S. is equal to L.H.S., therefore, the statement is true. 
Figure 3.2.3 Three inputs C-element 
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Figure 3.2.3 indicates a three-input Oelement composed of 2 two-input C-
element. Inductively, a multiple inputs C-element can be constructed by the 
concatenation of two-input or three-input C-element in the Self-timed Cell Library. 
3.3 Differential Cascode Voltage Switch Logic 
Circuits 
For self-timed circuits, it must be triggered by an initial control signal and 
a completion signal must be generated after the circuit completes its work, 
Differential Cascode Voltage Switch Logic (DCVSL) is a common technique to 
generate this signal. 
: _ 
T ； ~ N-MOS 
Input ： x k v 
• tree K —— RDY 
— kb — y 
I 
Figure 3.31 DCVSL circuit 
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A DCVSL circuit is shown in figure 3.3.1. It is divided into two parts, the 
Precharged head and the n-mos logic tree. The precharged head is used to pull-up all 
the internal nodes to high before evaluation and holds the correct results after the 
circuit finished its job. I is the initial control signal When I is low, transistor #1 and 
#2 turn on, both the internals nodes will be pull-up to Vdd, transistor #3 turns off to 
disable the n-mos logic tree. Alternatively, when I is high, transistors #1 and #2 turn 
off, the n-mos logic tree is enabled by turning on transistor #3. Then the results will 
be held using transistors #4, #5 and inverters a, b. Note that the width to length ratio 
of transistors #4 and #5 must be chosen carefully so that they will not fight with either 
the n-mos tree or the precharged transistor. 
Another part of DCVSL circuit is n-mos logic tree which determines the 
functional performance of circuits. Since DCVSL is a two-rail logic, both functional 
result and its complement are the outputs of circuits. Sometimes two n-mos logic trees 
are applied for complicated function, It may be minimized to one logic tree. XOR is 
an example of using one logic tree and will be discussed in the following. 
Completion signal can be extracted by monitoring the outputs. When DCVSL 
circuits are in the precharged state, the outputs are both equal to low, then the NAND 
gate output RDY is low； If I becomes high, the result and its complement will appear 
at the outputs concurrently, thus, RDY will be high to indicate the completion of 
DCVSL circuits. 
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3.3.1 INVERTER 
Inverter is a basic element. The n-mos tree, as illustrated in figure 3.3.2, 
includes two n-mos transistors where the inputs are data and its complement, 
respectively. 
a + 丨 [ | : : D i f a 
Figure 3.3.2 n-mos tree for inverter 
3.3.2 AND，OR，NAND，NOR 
A DCVSL AND gate n-mos tree is shown in figure 3.3.3. On the left hand 
side, two transistors are connected in series to function as an AND-gate. In contrast, 
two transistors, connected in parallel on the right hand side, is a NAND n-mos tree. 
Note that the inputs are the complementary data. 
it 麵5 ei<i & 
…’…“I i 
(a) (b) 
Figure 3.3.3 DCVSL (a) AND (b) NAND gate 
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By DeMorgeri's Theorem, 
AND(a,b)^a-b 
=71) =NAND(a,b) 
= a + b = OR(a,b) 
^NOR(a,b) 
Since there are two outputs in the DCVSL circuit, if we exchange the output 
labels of an AND gate, then it will become a NAND gate. Moreover, if we change the 
input data to its complement, an AND gate will become a NOR gate. Similarly, an OR 
gate can be generated by AND gate structure as shown in figure 3.3.4. Four basic 
gates are based on one circuit structure. In the same manner, we will get different 
functions by different connections of inputs or/and outputs of same circuit structure, 
which increase the flexibility. 
(a) � （b) 
Figure 3.3.4 DCVSL (a) OR (b) NOR-gate 
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3.3.3 XOR, XNOR 
An usual XOR n-mos tree are indicated in figure 3.3.5. We can simplify the n-
mos tree by finding the transistors that can be shared by the differential n-mos tree 
[19]. Figure 3.3.6 shows the simplified structure of 2-input XOR n-mos tree. This is a 
recursive structure, that means, we can repeat the same structure for a larger inputs 
XOR gate. XNOR gate is obtained by reversing the outputs. Two transistors are 
saved by using sharing technique in two-inputs XOR. 16 transistors are saved in 3-
inputs XOR. Concluding the above, the size of DCVSL circuit is not necessary 
increased with the complexity of a logic linearly. For a complex logic, DCVSL gate 
may not be larger than a static gate because the overhead of Precharge part is smaller 
when compared with p-transistor network of the standard CMOS gate. 
F i ic[ni 1 ~icbif^ 
a a" a • 7T 
I 
Figure 3.3.5 n-mos tree of XOR-gate 
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丨 「 , 古 … 「 卞 
f J_|r iii4-f 
a 4-IL ~ 
^^^H • ' j •• I I 
Figure 3.3.6 Simplified n-mos tree of XOR-gate 
3.4 Latches 
Latches are used as storage elements in asynchronous system. Because there is 
no clock , all the latches must be activated to hold data by an enable signal, and 
generate a signal output to the environment when they finish their jobs. This is a basic 
function for an asynchronous latch. 
In the Self-timed Cell Library, there are two kinds of latches. One is for the 
differential logic circuit design and the other is for the micropipeline structure circuit 
design. 
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3.4.1 Precharged Latch 
Tan [15] proposed a Precharged latch. It is precharged when I ( the enable 
signal) is low, and holds data when I is high. Moreover, once the circuit holds data, 
the output will not change even when the input is changed until the circuit returns to 
the precharged state. It functions like a latch. Figure 3.4.1 shows the Precharged 
latch. 
IN n _ _ _ r IN 
Figure 3.4.1 Precharged Latch 
3.4.2 Capture and Pass Latch 
For the micropipeline structure design, the Self-timed Cell Library includes 
another asynchronous latch called Capture and Pass latch [18]. Capture (C) and Pass 
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(P) are the control signals. When signal C is high, the latch will accept and hold the 
input data. When signal P is high, the latch will pass the data directly to the output. In 
order to prevent hazard, signal C and signal P should be changed alternatively, 
otherwise, data may be lost. 
C 
r 4 h 
_ c r A p 
c P 
Figure 3.4.2 Capture and Pass Latch (transparent mode) 
Figure 3.4.2 indicates a CP Latch in transparent mode. The data may be 
passed to the output directly from the input. 
3.5 Delay Elements 
To control the timing in asynchronous system, adding delays is one of the 
effective methods. Instead of slowing down or speeding up the global clock in 
synchronous system, one can reduce or increase the delay value in asynchronous 
system to achieve the same purpose. 
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As mentioned in chapter 2, delay elements are used extensively in the 
micropipeline structure system. It controls the speed of a system. The delay value of 
each stage depends on the worst case of the completion time of each combinational 
logic in that stage. If it is less than the worst case, the system may capture the wrong 
data which is probably going to propagate to the whole system. Normally, for the 
consideration of the routed wire delay, the delay value is determined after layout 
phase. In fact, today's CAD tools such as Central Delay Calculator of Cadence can 
help us to do that. However, it is still hard to predict the delay value accurately 
especially when many variations occurred in the fabrication process. A margin should 
be added to the delay value for safe. Now, the problem is how much margin should be 
added. If the margin is large, the system would be slowed down. If it is not enough, 
the system would not work. An adjustable delay which can be trimmed after 
fabrication would help to obtain a maximum speed system. In the Self-timed Cell 
Library, a voltage-controlled delay element is to serve this purpose • 
Figure 3.5.1 shows a voltage-controlled delay element. Its delay value is 
determined by the mos junction capacitor and the inverter in series with a n-mos 
transistor. The delay due to the capacitor distributed on a large portion of the element 
delay value. And the inverter part is for further fine tune by adjusting the gate voltage 
Vc. 
1 The voltage-controlled control delay concepts and circuits described were originated from Mr. Yue 
Kai Man of University of Hong Kong. 
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Vin (丨 If m”v 1 • Vout 
Z^S^T^  I 
v c ir T ~ i c j 
V V 4 v 
Figure 3.5.1 Voltage-controlled delay element 
3.6 Discussion 
The Self-timed Cell Library is compatible with ES2 Standard Cell Library. In 
order to do that, special attention should be paid on the interface with the ES2 
standard Cell Library. First, the cell height, the coordination of power path and the 
boundaries of the modules of Self-timed Cell Library should be matched with that of 
ES2 Standard Cell Library. So that the modules from both libraries can concatenate 
together physically without violating any DRC rules. Secondly, the CAD features of 
Self-timed Cell Library and ES2 Standard Library are the same. The library modules 
of both libraries can be captured by the Composer, be simulated using either Verilog-
XL® or HSPICE, and be placed and routed by the auto placed and routed tools such as 
Cell Ensemble, under Cadence Design Environment. The details will be discussed in 
the next chapter. Winding up, designers are able to finish their projects using both 
libraries as the target libraries. 
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CHAPTER 4 
THE CHARACTERISTICS OF SELF- | 
TIMED CELL LIBRARY 
4.1 Introduction 
After discussing the functionality of each module in the Self-timed Cell 
Library, we consider the characteristics of the Library in this chapter. The 
characteristics of the building cells affect the performance of a system. More accurate 
model is built based on more detailed characteristics we have. Basically, there are 
two ways to characterize cells, by either simulation or experiment. For the Self-timed 
Cell Library, the simulation results are found by the HSPICE simulator using the 
parameters of ES2 CMOS 1.2 \xm technology. Also, the experimental values are 
measured by implementing the test chip using the same technology. Moreover, the 
features of the library in the Cadence Design environment is described. 
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4.2 The Simulation Characteristics 
The characteristics including propagation delay, rise time, fall time，fan-in and 
fan-out of each cell in the Self-timed Cell library are taken using the HSPICE 
simulator. Also, the minimum case, the typical case and the maximum case are taken 
into consideration in each simulations. 
4.2.1 HSPICE program 
Following is the spice program for the characterization of C-element. 
Cell Characterization of Static C-element 
•Netlist 
.macro cele 4 12 10 11 9 
* capacitor(O) = /+48 
CO 4 12 1.30199e-13 
* capacitor(l) = /+47 
CI 5 12 6.20094e-15 
* capacitor(2) = /+46 
C2 5 4 5.8338e-15 
* capacitor(3) = /+45 
C3 9 12 4.26402e-15 
* capacitor(4) = /+44 
C4 9 4 6.56076e-15 
* capacitor(5) = /+43 
C5 9 5 1.05785e-15 
* capacitor(6) = /+42 
C6 1 4 8.44303e-16 
* capacitor(7) = /+41 
C7 1 5 2.4e-17 
* capacitor(8) = /+40 
C8 1 9 2.4e-17 
* capacitor(9) = /+39 
C9 2 12 8.5152e-16 
* capacitor(lO) = /+38 
C10 2 5 2.4e-18 
* capacitor(l 1) = /+37 
C l l 2 9 2.4e-17 
* capacitor(12) = /+36 
C12 10 12 1.13945e-14 
* capacitor(13) = /+35 
C13 10 4 9.03576e-15 
* capacitor(14) = /+34 
C14 10 5 1.55857e-17 
* capacitor(15) = /+33 
C15 10 9 1.6e-18 
* capacitor(16) = /+32 
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C16 10 1 2.6208e-16 
* capacitor(17) = /+31 
C17 10 2 2.6208e-16 
* capacitor(18) = /+30 
*C18 8 4 7.5708e-16 
* capacitor(19) = /+29 
C19 11 12 6.74253e-15 
* capacitor(20) = /+28 
C20 11 4 7.07028e-15 
* capacitor(21) = /+27 
C21 11 5 2.50157e-16 
* capacitor(22) = /+26 
C22 11 9 1.4e-18 
* capacitor(23) = /+25 
C23 11 1 2.6208e-16 
* capacitor(24) = /+24 
C24 1 1 2 2.6208e-16 
* capacitor(25) = /+23 
C25 li 10 2.58499e-16 
* capacitor(26) 二 / + 2 2 
C26 6 4 2.6892e-16 
* capacitor(27) - / + 2 1 
C27 4 12 1.84585e-13 
* capacitor(28) = /+20 
C28 5 12 1.18457e-13 
* capacitor(29) = / + 1 9 
C29 9 12 1.01686e-13 
* capacitor(30) = /+18 
C30 1 12 6.26078e-14 
* capacitor(31) = /+17 
C31 2 12 3.28712e-14 
* capacitor(32) = /+16 
C32 10 12 2.17444e-14 
* capacitor(33) = /+15 
*C33 8 12 8.64e-16 
* capacitor(34) = / + 1 4 
C34 II 12 1.65972e-14 
* capacitor(35) = / + 1 3 
C35 6 12 2.76588e-14 
* capacitor(36) = /+12 
C36 3 12 5.9745e-15 
*pfet(37) = /+11 
M37 4 5 9 4 pmos w=18.6u 1=1.2u nrd=0.001 nrs=0.001 
*pfet(38) = /+10 
M38 1 10 4 4 pmos w=8.7u 1=1.2u nrd=0.001 nrs=0.001 
*pfet(39) = /+9 
M39 5 9 1 4 pmos w=5.1u 1=1.2u nrd=0.001 nrs=0.001 
* pfet(40) = /+8 
M40 4 11 1 4 pmos w=9.3u 1=1.2u nrd=0.001 nrs=0.001 
* pfet(41) = /+7 
M41 5 1 1 6 4 pmos w=17.1u 1=1.2u nrd=0.001 nrs=0.001 . 
* p f e t ( 4 2 ) = / + 6 
M42 6 10 4 4 pmos w=17.1u 1=1.2u nrd=0.001 nrs=0.001 
* nfet(43) = /+5 
M43 12 5 9 12 nmos w=12.15u 1=1.2u nrd=0.001 nrs=0.001 
* nfet(44) = /+4 
M 4 4 2 9 5 12nmos w=3u 1=1.2unrd=0.001 nrs=0.001 
* nfet(45) = /+3 
M45 2 10 12 12 nmos w=7.8u 1=1.2u nrd=0.001 nrs=0.001 
*nfet(46) = /+2 
M46 12 11 2 12 nmos w=7.8u l=1.2u nrd=0.001 nrs=0.001 
* nfet(47) = /+1 
M47 5 11 3 12 nmos w=6.15u l=1.2u nrd=0.001 nrs=0.001 
* nfet(48) = /+0 





Vdd vcc 0 vdd 
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VaaO pulse(0 vdd 50n 2n 2n lOOn 175n) 
V b b O pulse(vdd 0 lOOn 2n 2n 150n 250n) 
* Calculate dtplh and dtphl 
Xmain vcc 0 a b q cele 
Cloadl q 0 cap 
•Measure rise, fall, and propagation delays 
.meas rise trig par('v(q)-0.1*vdd') val=0 rise=l 
+ targ par('v(q)-0.9*vdd') val=0 rise=l 
.meas fall trig parCv(q)-0.9*vdd') val=0 fall=l 
+ targ par(,v(q)-0.1*vdd') val=0 falHl 
.meas tplha trig v(a) val='0.45*vdd' rise=l 
+ targ v(q) val-0.45*vdd' rise=l 
.meas tphla trig v(a) val='0.45*vdd' fall=l 
+ targ v(q) val='0.45*vdd' fall=l 
.meas tplhb trig v(b) val='0.45*vdd' rise=l 
+ targ v(q) val-0.45 * vdd, rise=2 
.meas tphlb trig v(b) val='0.45*vdd' fall=2 
+ targ v(q) val='0.45*vdd' fall=2 
.lib 'model.hspice' typ 
.options acct list spice autostop 
.tran In 400n sweep data=datnm 
.data datnm cap 
+ 0 0.25p 0.5p 0.75p lp 1.25p 
+ 1.5p 1.75p 2p 2.25p 2.5p 2.75p 3p 
.enddata 
•Calculate tplh and tphl MIN 
.alter 
•del lib 'model.hspice1 typ 
.prot 
.lib 'model.hspice' fast 
.param vdd=5.5 
.temp -55 
* Calculate tplh and tphl MAX 
.alter 
.del lib 'model.hspice' fast 
.prot 




The netlist portion of the above program is extracted from the physical layout 
by the Cadence extractor. The program calls different sets of parameters under 
different conditions. For example, for calculating the xplh under minimum condition, it 
used the SPICE parameter sets of minimum condition. So it can characterize the cells 
under minimum condition, typical condition and maximum case conditions. Level 3 
spice parameters ofES2 \2\xm CMOS technology are stored in the file model.hspice 
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and are compiled in the simulations. The definitions of the characteristics and the 
simulation conditions are presented in the next section. 
4.2.2 Characterization Information and Datasheet terms 
The characterization conditions are defined as follows: 
MIN conditions: 
TJ = -55C VDD = 5.5V process == fast 
TYP conditions: 
TJ = 25C VDD = 5.0V process = typ 
MAX conditions: 
TJ = 100C VDD = 4.3V process = slow 
Vh , 
Input j Y L - X ； 
signal ！ ! j ！ 
j j i Vh ' 
Output j yj \ j 丨 
signal I Is i ' \ 
•！ ！^  •！ 
tphl tplh 
Figure 4.2.1 Definition of propagation delay 
Figure 4.2.1 shows the definition of propagation delay where VI = Vh = 0.45 
xVDD. 
The terms used in the datasheets are summarized in table 4.2.1. 
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Term Explanation 
X the length of the cell layout 
Y the height of the cell layout 
Ntran the number of transistors of the cell 
tplh propagation delay, low-to-high 
tphl propagation delay, high-to-low 
Atplh differential (load-dependent) propagation delay, low-to-high 
Atphl differential (load-dependent) propagation delay, high-to-low 
Table 4.2.1 Datasheet Terms summarization 
4.2.3 Characterization values 
After analyzing the spice results and with proper calculations, all the 
characteristics are specified in the library data sheet which can be founded in 
Appendix A. The library data sheets are helpful in the design process of self-timed 
system. It provides the library information for simulation, e.g. Tplh and Tplh , and for 
place and route, e.g. X,Y. 
4.3 The Experimental Analysis 
Chip "ST_CELLn was implemented for the purpose of testing both the 
functionality and the characteristics of the Self-timed Cell Library. The chip was 
constructed using ES2 1.2|j,m technology of 5678 x 4844 |Lim2 die size. The layout 
plot and the chip photo are in Appendix C and Appendix D, respectively. It includes 
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49 testing circuits for 19 library cells. The function of each cell is verified by inputing 
different combinations of inputs. All the cells function as they are expected except 
cells DXOR and DXNOR. Their functions are exchanged. The reason may due to the 
wrong labeling of the differential outputs for DXOR and DXNOR having the same 
structure except the output positions. 
The testing circuits were constructed in a way that the propagation delay can 
be extracted. Therefore, all the circuits are formed like an inverter chain which is built 
with the library cells. Once a signal enter the chain, it will propagate through the 
whole circuit. So with the measurement of the delay of the signal and with some 
proper calculations, the propagation delay will be found. 
Taking the testing circuit of cell CS as an example to show how the result can 
be obtained. Figure 4.3.1 shows the testing circuit of cell CS. First, keep a signal 
entering input a and input b at the same time. By the definition of C-element, the 
output will be the same as the inputs. So, a signal delay can be measured at the output 
of the first stage. However, this is not the real propagation delay. The reason is that 
there is capacitance from measuring instruments and signal generation instruments 
and input/output buffers, added to the circuit and delay the circuit. Therefore, the 
thesis considered the signal delay at the final stage also. 
The more accurate estimation of the propagation delay is the net signal delay 
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The number of stages of the testing circuit: 40 
The signal delay at the first stage: 14.2 ns 
The signal delay at the final stage: 52.2 ns 
Thus, the net signal delay: (52.2 - 14.2) = 38 ns 
the propagation delay: 38/(40-1) = 0.97 ns 
4.4 Experimental Result and Discussion 
4.4.1 Experimental Result 
Using the above technique, the propagation delay of the library cells is 
extracted from the corresponding testing circuits. In total, there are five sets of data 
measured from five chips. The average values are taken and reported in table 4.4.1, 
4.4.2 and 4.4.3. In addition, the experimental results and the simulation results are 
compared in the following section. 
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SlfLib Cell Code Simulation value*1 /ns lExperimental value*2 /ns Different /% 
C tpih “ ~ L 4 4 o!99 - 3 1 . 2 5 " • “ 
tphl L34 0.88 -34.33 
Ci tplh L44 0 9 8 -31.94 
tphl L35 0 8 5 -37.04 
C? tplh 0 7 1 2 4 -33.69 
tphl 1.58 1.06 -32.91 
ztphl 2 J 8 0 8 1 -70.86 
C i tplh T M U B -20.27 
tphl 2.67 1.39 -47.94 
stplh L26 0 5 6 -55.56 
"""C3r tplha 2 2 2 1^69 "23.87 — 
tphla 2.01 1.37 -31.84 
tplhb 2.34 1.71 -26.92 
i tphlb 2.12 1.33 -37.26 
tplhd 2.65 1.83 -30.94 
tphld 2.04 1.24 -39.22 
ztphl 4 2 8 L64 -61.68 
C 2 tplh L63 U O "32.52 
tphl L44 0 8 5 -40.97 
C2i tplh r 6 3 -33.74 
tphl L43 0 8 3 -41.96 
" " " C 2 ? t^ lh 2T5 1 ^ 2 7 " 4 5 . 9 6 一 
tphl 1.48 1.01 -31.76 
ztphl L66 0 9 6 -42.17 
Table 4.4.1 Results of various C-elements 
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[sifLib Cell Code Simulation value'Vns Experimental value"' /nT Difference /% 
Dinv tpihq L71 L85 8.19 _ 
tphlq L59 L78 11.95 
tplhqb 1.67 1.72 2.99 
tphlqb 1.67 1.72 2.99 
tplh rdy 1.61 ^72 6.83 
tphl rdy L49 L68 12.75 
feHd tplM 1^ 59 2^8 30.82 
tphl q 1.73 1.76 1.73 
I tplh qb 2.26 2.15 -4.87 
tphlqb 1.75 1.72 -1.71 
tplh rdy 2.10 2.15 2.38 
tphl rdy L62 L77 9.26 
few tpihq B 5 2.16 -15.29 
tphlq 1.75 1.74 -0.57 
tplh qb 1.59 2.07 30.19 
tphl qb 1,73 1.74 0.58 
I tplh rdy 2.10 2.13 1.43 
tphl rdy 1^0 L77 26.43 
t^iM 2?78 2.48 -10.79 
tphlq L66 1.73 4.22 
tplh qb 3.18 2.56 -19.50 
tphl qb 1.72 1.87 8.72 
I tplh rdy 3.07 2.46 -19.87 
tphl rdy L64 L85 12.80 
toxnor tpihq 3A9 2ll "21-32 
tphlq 1.72 1.84 6.98 
I tplh qb 2.86 2.26 -20.98 
tphl qb 1.66 1.87 12.65 
tplh rdy 2.77 2.45 -11.55 
tphl rdy IA5 1-91 3 1 . 7 2 
Prlatch tpihq H I 3.84 -6.57 
tphlq 1.60 1.97 23.13 
tplh qb 4.05 3.45 -14.81 
j tphl qb L55 - 1.86 20.00 
tplh rdy 3.53 3.60 1.98 
tphl rdy L^Z 2 3 . 8 4 
Prlatchz tpihq 3^ 84 3.98 3.65 
tphlq 3.52 2.97 -15.63 
tplh qb 4.07 3.44 -15.48 
tphl qb 3.76 2.60 -30.85 
I tplh rdy 4.99 3.68 -26.25 
tphl rdy 2.87 2.73 -4.88 
ztplh qb 1.36 1.70 25.00 
1 ztplh rdy 1.59 1-60 ° - 6 3 
Table 4.4.2 Results of various DCVSL circuits 
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Controlled ~ ~ ~ D d T T 2 ~ ~ D e l i l O ~ Delil5 ^2 
Voltage (V) (ns) M (ns) (ns) 
5 15345 0 2 8 12.0345 
4.5 5.697 6.5 9.2375 12.3375 
4 5.95 6.7845 9.669 13.0065 
3.5 6.4 7.3345 10.5155 14.125 
3 7.275 8.369 11.9815 16.319 
2.5 7.525 8.6815 12.425 17.2065 
2 16.2625 19.025 27.0125 38.125 
Table 4.4.3 Propagation delay of various Delay elements 
n Typical case in Appendix A. 
*2 Average value of five tested samples. 
4.4.2 Comparison of the characteristics of C-elements 
Recall from Chapter 1, a 2-input C-element may be built with three 2-input 
NAND gate and a 3-input NAND gate (Figure 1.1.1). Based on the data from ES2 
Standard Cell Library [3], liie propagation delay is equal to a 2-input NAND delay 
plus a 3-input NAND delay, therefore, for typical case, 
� m = V h ( N A 2 ) + T p l h (NA� 
=0.65ns + 0.75ns 
=1.40ns 
Similarly, a 3-input C-element may be constructed with six 2-input NAND and a 3-
input NAND. The propagation delay is: 
T p l h = 2 x T p l h ( N A 2 ) + t p l h ( N A 3 ) 
= 2 x 0.65ns + 0.75ns 
=2.05ns 
Following table summarized the result. 
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~"C-element Delay Library ~ Traditional Difference 
CS ^ J ^ s 0^9 L40 29% 
xphl/ns 0.88 0.99 11 % 
area/|am2 1879.7 3744.9 51% 
^ M s L74 105 15% 
Tphl/ns 1.31 1.42 8 % 
area/j^m2 2376.9 6309.9 62% 
tDhl/ns I 1.31 1.42 8 % 
Table 4.4.4 Comparison of Propagation Delay 
In addition, there is great improvement in area when using library module 
rather than traditional format. Almost 50% to 60% shrink in size. Obviously, the 
library module C-element is faster，and smaller than that built with traditional gates. 
4.4.3 Comparison of simulation with experimental results 
According to table 4.4.1, the average propagation delay difference between 
simulated value and the experimental value of C-element is about 35%. It is due to the 
estimation error in the SPICE parameters given by ES2. However, there exists a large 
difference in reset/set input. It is because the testing circuit is not able to be measured 
the propagation delay directly, the experimental value is guessed based on relative 
information. 
Refer table 4.4.2, the experimental values of propagation delays are slightly 
less than or greater than the simulation values. It is not matched with the case in table 
4.4.1. The reason is that too many redundant gates for testing options are added, thus 
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slow down the circuits. And the gate delay cannot be extracted from the experimental 
result directly. Therefore, I guess the real propagation delay should be less than the 
experimental result. 
4.4.4 Properties of DCVSL gate 
Although the real propagation delay cannot be extracted accurately, the 
properties of DCVSL gate are able to be obtained from the data. So we may 
understand DCVSL gate more. 
Property 1: The propagation delay from high to low (Tphl) in q and qb of the library 
cells are almost the same. It is not varied even the N-MOS tree 
function changed because it is determined by the W/L ratio of the P-
MOS (Figure 3.3,1 ) of the pull up head. The xphl will be smaller when 
the pull up strength of the P-MOS increased. 
Property 2: The propagation delay from low to high (xplh ) depends on the W/L 
ratio and the structure of N-MOS in the N-MOS tree. In other words, 
the xplh increases when the function complexity of a cell increases, for 
example, Tpm of Dnand > xplh of Dinv. Note that the output of Dnand 
and Dnor (Dxor and Dnxor) are complementary. 
Thus Tplhq Dnand « Tplhqb Dnor. 
Tpihqb Dnand « xpIhq Dnor. 
Tpihq Dxor « Tplhqb Dxnor. 
tpihqb Dxor « xplhq Dxnor. 
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4.4.5 The Characteristics of Delay elements 
Relationship between Propagation Delay & Controlled Voltage of Voltage 
Controlled Delay Elements 
Propagation Delay (ns) 
40 , , 1 1 1 
35X - - - -i - + - ：^ h - - - - - t 
30--V——'  丄一 一 一 二 — L ——-J f-——--
普 - + -- + - - 1 - - 十 … 
2 0 - - Ah 十 1 H 卜 
： I ： A-.- - - j ^ 
\ \ \__Deli10_^ J j ； 
10- - 一 ^ - B e t i T - “ ———一 
r i D e l i 5 ~ ~ i ^ 1 1 — 5 - - ^ 1: -t- - i • - - - ( - - ' f 
° 2 3 3^5 4 ^ 5 5 
Controlled Voltage (V) 
Figure 4.4.1 Relationship between propagation delay and Controlled voltage 
_ R e l a t i o n s h i p b e t w e e n P r o p a g a t i o n D e l a y and 
Control led V o l t a g e of D e l i 1 5 
Propagation Delay (ns) 
20 —i 1 1 1 
19 1 1 1 
1 8 -i 1 1 - - • " "T " " 一 一 : 
— ! — — 1 - - - - - ^ - - - 1 - ，： 
^ t I _ 1 
1 6 1 丌 
1 5 ： 14 1 7- - - -
1 3 丨 「 … 」 ; … -
12 ； 1 -； — - 十 ^ ^ ^ ^ 
11 ； - - ； i "i 
5^ 4 4^  5 
Controlled Voltage (V) 
Figure 4.4.2 Relationship between propagation delay and Controlled voltage of 
the 15ns Delay element. 
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The voltage-controlled delay element is a trimable delay. The delay value is 
adjusted by the input voltage Vc from 2.5V to 5V with about 30% changes. Figure 
4.4.1 shows the relationship of propagation delay vs controlled voltage of different 
voltage-controlled delay elements. Concerning this figure, the shapes of the curves 
are the same except the offset value. It is because the offset value is determined by the 
MOS capacitance but the behavior is affected by the inverter portion. Note that there 
is a linear region from 2.5V to 5V (see Figure 4.4.2). If we use the mid-value as the 
delay element value, the tolerance of the circuit delay is 士 15%. I believe it is enough 
to overcome the estimation errors and the variations in process of the present 
technology. If a circuit needs to be further slowed down for certain reasons, we can 
lower Vc down to 2V that the delay change is almost 300 %. 
4.5 CAD Features on Cadence 
The Self-timed Cell library was developed on the Cadence Opus environment. 
A library cell can be described from different aspects. Cadence calls it a "viewtype". 
The library has six viewtypes, Different levels of design would make use of different 
viewtype of library cells. For example, for functional simulation, "verilog" view is 
required for Opus to recognize a library cell, Then, Opus would generate the verilog 
netlist for the Verilog-XL® simulator. 
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Some useful viewtypes are discussed as follows: 
1. Layout view represents the physical appearance of a circuit. 
2. Symbol view serves for the construction of a complex electronic circuit. A 
symbol can represent a simple electronic device in terms of device model or a 
complex circuit in terms of a schematic file. 
3. Schematic view shows the interconnection of a group of symbols. One of 
usage of a schematic is to generate a netlist file which is an input file of circuit 
simulator. 
4. Abstract view is a graphical symbol which represents a circuit layout. It is 
used in auto place and route, 
5. Extracted view is a schematic which is constructed by extracting circuit 
devices from layout view. 
6. Verilog view is a special case of symbol view. All electronic devices and 
circuits represented by verilog view serve only the Verilog-XL® simulator. 
Actually, the content of verilog view is in the form of Verilog high level 
description language (Verilog HDL). The Verilog HDL describes the logic 
behavior of the cell for digital simulation. These library high level models are 
shown in Appendix B. 
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CHAPTER 5 
DESIGN EXAMPLE: SELF-TIMED 
MATRIX MULTIPLIER 
5.1 Introduction 
In this chapter, the thesis shows how to make use of the Self-timed Cell 
Library to design different asynchronous systems. Matrix Multiplier is used as a 
design example. It includes a pipeline structure, a parallel structure and a feedback 
path that demonstrate the characteristics of using self-timed system design. In 
addition, matrix multipliers using both DCVSL structure and micropipeline structure 
was implemented. The experimental results are reported. Finally, the thesis will 
compare the differences in these structures. 
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5.2 A Matrix Multiplier using DCVSL structure 
i 
5.2.1 Structure 
DCVSL is used as a technique to create the speed-independent Matrix 
Multiplier. Two DCVSL AND gates, two DCVSL adders and Precharged latches are 
included in the system. They all send the completion signals to the environment by 
monitoring their complementary outputs. Thus the timing of the multiplier depends on 
the speed of the functional blocks. Moreover, the data path is dual rail. 
The multiplier operates in the following sequence. First, data enters the 
multiplication block. Then, the result is added and stored in the accumulator. At the 
same time, a counter block counts the number of data input. When the counted result 
is equal to the size of the Matrix, the counter informs the system to be ready for 
outputting data. 
Figure 5.2.1 indicates the structure of a speed-independent Matrix Multiplier. 
Block A is the multiplication block, block B is the accumulator and block C is the 
counter. Block A is followed by block B，block C is parallel to blocks A and B. 
I have implemented a one-bit [1x8] x [8x1] matrix multiplier using ES2 I2[im 
technology. The structure of the matrix multiplier is shown in figure 5.2.2. The 
page 5-2 
A Novel Asynchronous Cell Library for Self-timed System Design 
Chapter 5 Design Example : Self-timed Matrix Multiplier ^^^^ 
product of two one-bit input can be obtained from an AND operation. Thus, the 
multiplication block is an two-input DCVSL AND gate. The accumulator is the 
combination of a 3-bit DCVSL adder which perform the add operation, a 4-bit output 
latches which capture the output, and a 3-bit feedback latch is used to store the partial 
sum. The counter block have the same structure as the accumulator except the input 
always be level high. It is used to count up the no. of multiplication, it outputs a signal 
when the count is 8 in this circuit. 
Inputs \ _ \ \ 
- p v A � B 
Outputs 
1' 
Figure 5.2.1 Block diagram of Matrix Multiplier 
5.2.2 Handshaking Control Circuit 
By the definition of self-timed system in chapter 2, there exists a handshaking 
control circuit between two self-timed blocks and it controls the sequence of the 
operations of these self-timed blocks. Two kinds of handshaking control circuits are 
used in this matrix multiplier. With these handshaking control circuits, the self-timed 
control circuit can be constructed in an effective way. 
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All the handshaking control protocols in the thesis are described by STG. The 
handshaking control circuit are obtained using Meng's algorithm [10] and guaranteed 
to be hazard-free by FORCAGE [20]. 
5.2.2.1 Handshaking Control Circuit of Pipeline 
The parallelism degree of basic HCC which is described in chapter 2 is two. 
Tan et al [21] proposed a parallelism degree three HCC. Note that the basic protocol 
does not allow self-timed block to evaluate before STPL clears its data. Tan's protocol 
uses a dummy internal signal y to weaken the above constraint. The data of self-timed 
blocks may be changed before STPL clears its data because event ao+ and ro" can be 
made concurrent, and become the consequence of event y+. Therefore, the parallelism 
degree is increased to 3. 
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CUHK EE 
Figure 5.2.2 Circuit diagram ofDCVSL Matrix Multiplier 
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A A a o A Z l j a i 
I ri" T \ 
1 V rdy"^~- ro" 
Figure 5.2.3 STG of the improved handshaking protocol 
A new protocol [22]，as shown in figure 5.2.3，further improves on Tan's 
protocol. The difference lies in the consequence of ri+ which is y instead of ro • It 
does not violate the normal operation of handshaking control protocol but can 
simplify the control circuit without sacrificing the parallelism degree. 
The HCCs are realized from the different STGs using Meng's algorithm and 
are analyzed with FORCAGE [20]. The resulting circuit is shown in figure 5.2.4. All 
the HCCs are guaranteed to be semi-modular and deadlock-free. They are 
implemented using the Self-timed Cell Library. The results are compared in Table 
5.2.1. 
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Figure 5.2.4 An improved Handshaking Control Circuit 
Handshaking No. of Parallelis A r e a ~ Boolean Equations * 一 
Control Circuit trans, m degree /mm 
Basic 20 2 4 4 6 6 ~ ro = C ( ri, ai, rdy ) 
ao = C( ri rdy ) 
f^Ts 40 3 13534~“ ro = ri.ai.y + ro .ai + ro-y' 
ao = y + rdy’ 
y = rdy.y + rdy.ri, 
" N i ^ ~ 3 2 3 8978 ro = C(ai，y ) 
ao = y + rdy' 
y = C( rdy, ri ) 
* Muller C-element: C( a, b ) = a-b + b.C + a.C，C( a, b，d) - a'b.d + a.C + b.C + d.C 
Table 5.2.1 The comparisons between Handshaking Control Circuits. [22] 
Comparing Tan's HCC and the new HCC, both the parallelism degrees are 3. 
But the number of transistors of the later is 80% of that of the former, and the area of 
Tan's HCC is almost 50% larger than that of the new HCC. According to the Boolean 
equations, the new HCC circuitry is simpler. Thus, the propagation delay of the 
control circuit is effectively reduced so that the entire system can be faster. Although 
both the number of transistors and the area of the basic HCC are less than that of the 
new HCC, the parallelism degree of the new HCC is three, thus, it is more capable to 
handle concurrent events. 
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5.2.2.2 Handshaking Control Circuit of Feedback Path 
There is a potential conflict between the self-timed block and its feedback 
path. Because the feedback path is the input stage and also the output stage of the self-
timed block. The basic handshaking control protocol cannot handle the stage conflict. 
There are two solutions. 
First, one more stage can be added in the feedback path to separate the input 
and the output stages of the self-timed block. Unfortunately, adding one more stage 
means adding one more HCC and one more self-timed latch that will increase the size 
of the system. 
i _ _ • i + _ • rdy+ • i+ ~ • rdy+ ~ • i “ ~ • rdy" 
F F Q Q B B 
牛 
i ；丄 
- - , + . + j - ； + rdy < i < rdy < l < rdy <——l < i 
Q Q B B F F 
Figure 5.2.5 A new handshaking protocol for feedback system 
Another new handshaking protocol [23] is then proposed and is particular for 
the communication between self-timed systems and feedback paths. The 
corresponding STG is shown in figure 5.2,5. Signals i x and rdyx are the triggering and 
completion signals of any block X，respectively. We now separate the accumulator 
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into an adder (block F), a output STPL (block Q) and a feedback STPL (block B). 
Note that this protocol follows the basic sequence (iF" -> rdyF" -> iQ" rdyQ" & iF+ — 
rdyF+ — iq+ — rdyQ+ )，except that block B is precharged after block Q holding the 
output data, and the output data is transferred to block B after block F is precharged,( 
iQ+ iB" & iF_ — iB+ ). Again, we use the Meng's algorithm and the Self-timed Cell 
Library to realize and simplify the control circuit. The circuit diagram of this 
improved HCC is shown as figure 5.2.6. The circuit is analyzed by FORCAGE and is 
guaranteed to be semi-modular and deadlock-free. With this new feedback 
handshaking circuit, the self-timed feedback path can be constructed in a more simple 
way. The accumulator architecture can be simplified and the area of the system is 
reduced. 
^^Hr I • 
B V 1 - — — ^ 
I ^——Aik2 
士 n 
' H • 
H b Static C cj “ 
I : ~ AikZ 
I • . L _ _ _ ^ I 
Figure 5.2.6 Handshaking Control Circuit for feedback path 
page 5-9 
A Novel Asynchronous Cell Library for Self-timed System Design ^mj 
Chapter 5 Design Example ： Self-timed Matrix Multiplier 
5.3 A Matrix Multiplier using Micropipeline 
Structure 
5.3.1 Structure 
A matrix multiplier has been constructed by applying the Micropipeline 
structure. The structure is similar to that of using DCVSL structure. Nevertheless, the 
data bus is single rail，no restriction of using DCVSL functional block since the 
completion signal is not generated directly from the databus. In fact, the functional 
block is built with ES2 standard cell library in this circuit. 
Figure 5.3.1 shows a matrix multiplier using Micropipeline structure. The first 
part of the pipe is created by a AND gate for the purpose of one bit multiplication. For 
multi-bit multiplication, the AND gate can be replaced by a simple multiplier. The 
second part is an accumulator. Its function is to add all the partial sums of the matrix 
multiplication. The result is stored in the output register. The third part is a counter. 
The structure of the counter is the same as that of the accumulator except the data 
input. Data input is always one. The counter counts up to the number of columns of 
the first matrix. It is used to monitor the pipeline during outputting data to indicate a 
correct completion control signal. 
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Figure 5.3.1 Circuit diagram of matrix multiplier using Micropipeline structure 
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Signal Z is used to reset the matrix multiplier. Also, signal AO is the 
acknowledge signal to the input terminal by synchronizing the first part and the third 
part with a C-element. In addition, when the counter counts up to 8 and the result of 
second part is ready, a signal done will be generated with an AND gate to indicate the 
completion of one cycle of matrix multiplier, 
5.3.2 Control Circuit 
In Micropipeline structure, each stage communicates with others using basic 
handshaking protocol. If we rearrange the C-element and remove the other blocks in 
figure 5.3.1，it will become the basic handshaking circuit for CP Latch (without rdy 
signal) as shown in figure 5.3.2. 
ri"?I>17C>r^� 
ao ^ ~ I I ~ � — ai 
Figure 5.3.2 Basic handshaking circuit 
By the way, the timing issue must be considered carefully in the delay-
insensitive circuits. Instead of being extracted from data，completion signals are 
generated by adding proper delays to the enable signals to estimate the functional 
block propagation delay. The delay value will affect the circuit performance. The 
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circuit runs in the fastest speed when the value of the delay element and the 
propagation delay of the functional block are the same. However, nobody can predict 
this value correctly since many factors in the real world influence this value. 
Therefore, an adjustable delay element helps the circuit to approach the fastest speed. 
Voltage-controlled delay element is inserted between each stage for this purpose. 
Since it is adjustable, the matrix multiplier can be trimmed to obtain optimum speed 
after fabrication. 
5.4 Experimental Result 
5.4.1 The Matrix Multiplier using DCVSL structure 
Chip MST_CKTln and ’丨ST一CKT2" were fabricated with ES2 \2\im CMOS 
technology. They contain both matrix multipliers using DCVSL structure and 
micropipeline structure. Appendix C shows the chips layout views and Appendix D 
indicates the chips photos. 
Figure 5.4.1 is the experimental output of the matrix multiplier using DCVSL 
structure in chip ”ST一CKTT' measured by a logic analyzer. Signals Q[0:3] are the 
outputs of the multiplier, when both inputs are level one, while signals QB[0:3] are 
their complements. When both Q and QB is level one, they are in the precharged state. 
It is interesting that the precharged state happened during RI is high because there is 
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an internal request signal for controlling Q and QB (see figure 5.2.2). Unfortunately, 
the matrix multiplier does not work properly. The logic output of the accumulator 
always loops at 0000 and 0110. The reason is that the combinational logic of the adder 
is not correct. Instead of using DXOR, DXNOR was used by mistake. Fortunately, the 
control blocks are able to function, correctly. 
Therefore, I have logic correction in chip "ST_CKT2”. This time, the matrix 
multiplier using DCVSL structure is able to function normally. The results are shown 
in figure 5.4.2. The multiplier outputs 1000 at signal done is high when all the inputs 
are high (see figure 5.4.2a)，also, it outputs 0011 when the inputs are [ 0 0 1 1 0 1 0 1] 
and [0 1 0 1 0 1 0 i f (see figure 5.4.2b). 
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Figure 5.4.1 DCVSL multiplier in "ST_CKT1M output waveform 
page 5-14 
A Novel Asynchronous Cell Library for Self-timed System Design ^^ 
Chapter 5 Design Example: Self-timed Matrix Multiplier C^^E 
(State/Timing E ] � H a v e f orm 1 ] (cancel ] ( Run ) 
(Accumulate 1 ( At 1 f D C C C T 7 i 
[ Off J [ X marker U ^ H l i f J 
( s / D i v ~ i D e l a y ( narkers f X to 0 (Trig to x l � T r i g to ol 
100 ns J [-5,179 us J t Time J { 740 ns J L-5.550 usj 1-4.810 usj 
lRES£T2 r~ r ： “ . ‘ ： I 
RIA f—I 1 I ~ L J ~ L J - U J L J ~ l _ r ^ L J Z T X 
AO T L J ~ L J LJ L J ~ L J L J ~ L J US LJ" 
a • r I I I I > 
b ； j 1 I I I I r • 一 c * ： ouT_c o ~ I I~I n 门 ！ i ~ 
o u t � t ； r n I~I _ J ~ l _ n _ j 
ouT_c 2 ： r i _ i ~ I I~1 r~I ‘ ‘ 
out_c 3 ； r n 
O U T � 0 ； I""”I 1 I 
O U T � 1 • 门 I"""I 1 OUT 一 Q 2 ； ‘ 厂 O U T � 3 « , . ； 
DONE . r n 
：-丨删、 n):"' ……… -• , - … -—— > 
L I - - ‘： • a a _ — - J — , ~ • 1 - , ~ ~ ； ~ ~ L . I J 
� 
(State/Tiroing E) ( Waveform 1 j (Cancel j ( Run ) 
f Accumulate { At f P P c c t 7 i [ Off J [ 0 marker J L ! E ! _ J 
( s / D i v ( D e l a y ( Markers f X to 0 | f t r ig to X] iTrig to o | 
1 0 0 n s J [-4.A7A u s j | T i m e J [ 7 4 0 n s 1 - 4 . B 7 0 u s j | - 4 . 1 3 0 u s j 
IRE5ETZ fF= , . 
RIA t ~ I I ~ L J - 1 _ | " " " " L J ~ I I ~ L J ~ L J ~ 1 l - J — I _ 
AO T " L J ~ L J ~ L J ~ L J ~ L J ~ ~ L J ~ L J ~ ~ L J ~ L J ~ 
A ： ' 
B J ： ‘ 
C j i ： "ZT 
OUT-C o ： I~I I“―I I ~ I ~ I _ ； I~~L 叫 t一 c 1 ； r ~ l _ | ~ L _ I~I I~I • 
0UT_C 2 ： r i _ J ~ I I~I I~I ； ‘ 
0UT_C 3 - ；. - • . • 1 .. • t I 
0UT_Q 0 ； I j I"“I I I 1""“\ : » L 
0UT_Q 1 ‘ | I I | I~L I I J 
out-q 2 > ri_i~i_rn_r~L_j 
OUT-Q 3 ； [ I 
DONE . I I 
I I 
L I I I B 1 1 ‘ ： " 
� 
Figure 5.4.2 The output waveform of DCVSL multiplier in ” ST一CKT2" with (a) 
all the inputs data are one, (b) some of the inputs data are one. 
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5.4.2 The Matrix Multiplier using Micropipeline structure 
Compare with the previous multiplier, the matrix multiplier using 
micropipeline structure functions successfully. Both data path and control path work 
correctly. The experimental outputs are shown in figure 5.4.3. Again, the matrix are 
filled with level one. RI and AO are the request and the acknowledge signals， 
respectively. Z is the reset. Q is the output of the matrix accumulator while B is the 
output of the counter. DONE is the completion signal of tiie matrix multiplication. 
The speed of RI in figure 5.4.3a is 10M Hz and in figure 5.4.3b is 25M Hz. Of course, 
the completion time is influenced by the rate of RI. The former one is 780ns and the 
later one is 330ns. 
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Figure 5.4.3 Micropipeline multiplier output with (a) 10MHz RI (b) 25MHz RI 
Another factor that affects the completion time is the delay inserted. As 
described before, voltage-controlled delay element is used in this circuit. It seems that 
too much margin is added to each stage delay so that even for the minimum delay 
case ( when Vc is at 5V )，the multiplier can work properly. No critical point ( the 
optimum speed ) was found during the trimming procedure. Therefore, we can have a 
comfortable conclusion that the matrix multiplier would operate faster and correctly if 
smaller delay value is added in each stage. In fact, if the delay is decreased, the 
maximum rate of RI is able to increase since the acknowledge time of AO, which 
must be fall before RI rises, is shorten. That will make the circuit much faster. 
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For a multi-bit matrix multiplier, we should beware of the synchronization 
problem of the counter and the accumulator. In this single-bit matrix multiplier, I 
have confidence to assume the completion time of the AND gate is less than that of 
the accumulator and the propagation delay sum of the AND gate and the accumulator 
is approximately equal to that of the counter. For simplicity, the counter synchronizes 
with the accumulator via an AND gate to release DONE signal by counting the 
number of RI signals. If the delay sum is much larger than the propagation delay of 
the counter ( for example, the propagation delay of a multi-bit multiplier is larger than 
that of the counter )，the counter may complete counting the matrix size while the 
accumulator is still handling the bit before the last bit That would generate a wrong 
DONE signal. In order to prevent this situation, the counter need to change to count 
the number of request signals entered the accumulator. Because the counter and the 
accumulator have the same structure and their propagation delay is similar； the 
synchronization is easy to be achieved by logic AND their proper outputs, 
5.5 Comparison of DCVSL structure and 
Micropipeline structure 
One of the differences lies between the DCVSL structure and the 
Micropipeline structure is that the output of the former structure existed when RI is 
level high, vise versa, the latter output existed when RI is level low. It is because 
different handshaking control approaches are used. Although functional error 
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occurred in the DCVSL structure, the multiplier completion time can be extracted 
from the result. With the same rate of RI, from figure 5.4.1，the fall-through delay is 
about 45ns. Similarly, from figure 5.4.2b, the fall-through delay of the micropipeline 
: 、 . 〜 � . / \ . : ‘ : ； . - . , ： . � • 
structure is about 4Ins, It seems that the delay are almost the same. But the delay of 
the DCVSL structure is the average case, which depends on the propagation delay of 
the data path, and it cannot be further decreased. On the other hand, the fall-through 
delay of the micropipeline structure depends on the delay inserted. As discussed 
before, it can be further decreased by reducing delay value in control path. 
In addition, the size of the DCVSL multiplier is 717 jam x 285 j^ m and that of 
the micropipeline multiplier is 986 \im x 114 jum. The former multiplier is almost 
45% larger than the later multiplier. It is because DCVSL block is larger than standard 
cell gate, and the former HCC is more complex than the later HCC，thus the area is 
increased. 
~Structure Micropipeline DCVSL i 
C h a r a c t ^ S ^ T ^ - - ^ ^ Structure Structure 
Control path Simple 一 Flexible 
(HCCs) Restricted (basic) Not Restricted 
DataPath~~ Simple Complicated 
(Logic Blocks) Single rail Dual rail 
Timing Accurate delay estimation Self-adjusted 
worst case average case 
Table 5.5.1 Comparison of the circuits characteristics of Micropipeline with 
DCVSL structure 
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After gone through the above discussion, the circuit characteristics of the 
DCVSL structure and the micropipeline structure are summarized in table 5.5.1. 
If the functionality of a block is a simple arithmetic operation, it is better to 
use micropipeline structure which provides a fast and efficient framework to a system. 
Moreover, if the timing of a block is not so critical to the timing of a system, the trade 
off of the worst case the timing in micropipeline structure circuit can be ignored. In 
fact, it can be overcome by dividing the pipe in a way that the maximum delay time is 
approaching the minimum delay time of each stage. 
In contrast, it is better to have a DCVSL circuit in the critical path to reduce 
the system timing to the average case especially when there is a great difference 
between the minimum delay time and the maximum delay time. DCVSL is also 
suitable for complicated designs. Handshaking control circuits are capable to handle 
complex sequence of operations. And the area overhead of the pull-up part of DCVSL 
can be reduced in the complex function design‘ In case, the delay of a block is 
difficult to be estimated accurately, the true "speed-independent" nature of DCVSL 
helps to overcome the problem. 
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6.1.1 Self-timed Cell Library 
A novel asynchronous library _ Self-timed Cell Library is introduced in this 
thesis. It includes C-element which is commonly used in control path for signal 
synchronization. One of the other module categories is DCVSL gates. Functional 
block with DCVSL structure can generate completion signal by monitoring the 
complementary outputs. Moreover, two kinds of asynchronous latches - CP latch and 
Precharged latch are also found in the Library. Finally, it contains voltage-controlled 
delay elements which are tremendously useful in the micropipeline structure. The 
Self-timed Cell Library is compatible with the ES2 Standard Cell Library, and is 
ready for synchronous and asynchronous design use. 
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6.1.2 Self-timed System Design simplification 
In conjunction with the Library, the design procedure of self-timed system is 
simplified and the design cycle time is then reduced. Now, designers can compose the 
complicated asynchronous block not only with elementary gates, but also with the 
Self-timed Cell Library modules. As the elementary function block is a unit module in 
the Library in contrast to a combination of traditional gates, designers need not worry 
about the timing violations due to the gate delay constraint mismatching the 
environmental constraint when using the Library modules. So the potential violations 
are reduced, the verification process is simplified. 
Moreover, high level models were built for the modules of the Self-timed Cell 
Library (See Appendix B), Designers are able to design system with the help of 
functional simulator in conjunction with the Library. In case that designers just want 
to verify the functions of the system but not the detailed timing information, it is more 
convenient and faster to use a functional simulator instead of an analog simulator. 
The Library supports Verilog-XL® which is a functional simulator in Cadence design 
environment. The module parameters of the Verilog® HDL models are obtained form 
the HSPICE characterization results, So, the system simulation results based on these 
parameter sets are more accurate than using the unit delay model. It is even better than 
based on the traditional gate parameter sets. The reason is that the interconnect wire 
delay between traditional gates of one module depends on the layout routing which is 
not possible to estimate in the simulation. Therefore, it reduces the accuracy of the 
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simulation results. So, the functional simulation based on a HDL model set with 
accurate parameters helps to obtain a better design in a faster way. 
Other than functional simulator, the Library also support SPICE simulation (an 
analog simulator developed at University of California at Berkeley), Normally, a 
SPICE simulation will be done when the design is proven by the functional simulator 
or after layout With the help of SPICE simulation，designers understand the system 
timing in detail. This information is important for debugging violations of timing 
constraints in system. 
For further reduction of the design cycle time, automatic placement and 
routing is able to be performed in conjunction with the Library. The Library supports 
auto place & route tools - Block Ensemble and Cell Ensemble in Cadence design 
environment. 
6.1.3 Area and Speed 
It has been shown that the area and the propagation delay of C-element of the 
Library module are smaller and shorter, respectively, than that built with traditional 
gates. Moreover, the size will be much increased if a complex differential function is 
built with traditional gates other than DCVSL structure. Therefore, the area of a self-
timed system constructed by the Self-timed Cell Library is reduced. Since the system 
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structure is simplified, the completion time will be decreased and the speed will be 
faster. 
The other advantage of using the Self-timed Cell Library is that the system 
speed can be optimized by using the voltage-controlled delay element, It has been 
shown that the delay variation is almost 30% when control voltage changes from 5V 
to 2.5V and is almost 300% when it is 2V. With this adjustable delay, the system 
timing can be controlled. It is important for the prevention of hazard. If hazard in a 
self-timed system is a consequence of delay mismatch, it can be solved by slowing 
down the system. That can be achieved using the voltage-controlled delay element. 
6.1.4 Applications 
Two self-timed matrix multipliers were implemented using ES2 \2\xm CMOS 
technology. They were implemented with the DCVSL structure and the Micropipeline 
structure, respectively. In the matrix multiplier using DCVSL structure, two new 
HCCs are proposed. They are both analyzed by FORCAGE and are guaranteed to be 
semi-modular and dead-lock free. The first one is used in the self-timed pipeline. This 
HCC is the simplest, smallest, fastest and having the greatest parallelism degree 
compare with Tan's HCC and basic HCC. The second one is particular for the 
interconnection of self-timed pipeline and feedback path. It makes the communication 
between self-timed pipeline and feedback path smooth. Using these HCCs, the matrix 
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multiplier using DCVSL structure was implemented more efficiently and offered 
higher speed. 
By the way, the structure of the matrix multiplier using the micropipeline 
structure is similar to that of using the DCVSL structure. However, the functional 
blocks are simpler since it is a single rail system. For convenience, I made use of 
the ES2 standard cell library to construct this part. This demonstrates the 
compatibility advantage of the Self-timed Cell library with the ES2 library. The 
matrix multiplier was tested successfully. It has been concluded that the speed of the 
multiplier can be faster by either increasing the RI rate and/or decreasing the delay 
value of the delay element. 
The area of the DCVSL matrix multiplier is 45% larger than that of the 
micropipeline matrix multiplier. Moreover, the fall-through delay of the former 
multiplier is slightly slower than that of the later multiplier. The main reason of the 
difference is the functional block structures « DCVSL is much more complicated than 
the CMOS static logic. The area and the propagation delay of DCVSL is not good 
enough compared with that of CMOS static logic. However, DCVSL helps to monitor 
function completion time inherently. This is what CMOS static logic cannot achieve 
and that is why delay element is need to be inserted in the micropipeline structure. 
Winding up, the micropipeline structure is suitable for the arithmetic applications 
since it provides a fast and efficient framework to a system while the DCVSL 
structure is better placed in the critical block of system which will gain the advantage 
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of "truly" self-timed. Moreover, flexible handshaking control path is capable to handle 
complex sequence of operations for a complex self-timed system. 
6.2 Future work 
6.2,1 Interface with synthesis tools 
An interface of the Self-timed Cell Library may be developed for any self-
timed circuit synthesis tools, Up to now，Berkeley [24] is developing a tool for the 
synthesis of asynchronous FSM while the other analysis and synthesis program 
FORCAGE was developed by researchers of R&D Coop "Trassa" (St. Petersburg, 
Russia)[24]. I believe in the near future when the synthesis tools are more mature, the 
desire of a special cell library for self-timed system is increased. Moreover, the library 
is developed on Cadence Opus which can interface with many design tools. So it is 
easy to make the Self-timed Cell Library be the target library of such synthesis tools. 
6.2.2 Mixed Circuit Design 
Mixed circuit design of self-timed system is feasible with using the library. 
Standard interconnection interface can be further developed. When the 
interconnection interface matches, any self-timed block can be linked up to a self-
timed system by definition regardless whether it is a DCVSL circuit or it is a 
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micropipeline structure circuit. Designer can select the proper structure based on the 
consideration of the nature of blocks as discussed in section 5.5. And with the 
compatible traditional standard cell library, a mixed self-timed and synchronous 
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APPENDICES 
Appendix A 
EVA SlJLib T C-element ECPD12 
Cell Name : C s 
Cell Description : Static 2-input C-element 
Boolean Equations / Truth Table: 
c 二 ac +bc + ab 
Cell Parameters: 
Code I Parameter Value Unit 
X Length 32.1 }im 
Y Height 57.0 “ ^m 
Ntran Transistor count 12 transistors 
� c Fan-out 0.86 pF 
“ a Fan-in 0.11 — pF 
5 Fan-in 0.11 . pF 
Propagation Delays: 
Code 丨 From 丨 To 丨 M i n . 丨 T y p . 丨 M a x . 丨 U n i ^ ~ 
— t p l h a c 0.59 1.44 2.91 ns 一 
~ A p h " " " a — c 0.73 1.48 3.01 ns/pF 
“ ^ h j a “ c • 0.69 1.34 2.76 ns 
A ^ h l a c 0.52 1.16 2.29 一ns/pF 
tplh b " c 0.95 1.73 3.21 ns 
At^ lh b c “ 0.65 — 1.46 3.01 ns/pF 
tphl b c 0.71 1.38 2.78 ns 































































































































































































































































EVA SlfLib -, C-element BCPD12 
Cell Name : C i 
Cell Description : Static 2-input C-element with Inverted input 
Boolean Equations / Truth Table: 
c = ac + b'c + ab' 
Cell Parameters: 
Code I Parameter | Value Unit 
X Length 42.9 
Y Height 57.0 “ ^m 一 
. Ntran “ Transistor count 14 transistors 
c Fan-out 0.86 pF 
‘ ‘ a Fan-in 0.11 pF 
b Fan-in 0.11 | pF — 
Propagation Delays: 
~ C o d e 1 From | To 1 Min. | Typ. [ Max. [ Unit 
t p l h a 1 c 0.59 . 1.44 2.94 ns 
A i i l T " " " “ 0 ? 7 8 ~ 1.48 3.01 一 ns/pF 
^hl 1 c ‘ 0.69 1.35 “ 2.78 ns 
~ A ^ h l ~ a 一 c 0.52 1.16 “ 2.29 n s / p F _ 
b c 一0.84 2.01 ^ 9 9 ns 
" " “ A p 5 — b — c . 0.65 1.43 3.04 ns/pF 
tphl b — c 0.96 1.84 3.53 ns 























































































































































































































































































[EVA SlfLib ^ C-element ECPD12| I 1 
Cell Name: C i r 
Cell Description : Static 2-input Resetable C-element with Inverted input 
Boolean Equations / Truth Table: 
I f ( z = l ) 
{c = ac +b'c + ab' } 
else 
. . {c = 0} 
Cell Parameters: 
Code Parameter | Value | Unit 
X j Length 42.9 
� Y Height 57.0 m , 
Ntran Transistor count 16 transistors 
c Fan-out 0.87 一 pF 
a “ Fan-in 0.11 pF 
b Fan-in 0-11 pF 
z • Fan-in . 0.09 pF — 
Propagation Delays: 
Code I From J To | • Min. | Typ. | Max. | Unit 
"""tplh"""" a c j 1.19 j 2.22 4.02 ns 
~ S i l h ” 1 . 5 4 3.30 ns/pF 
"""-^hl a c ~ Q ? 7 8 ~ 1.51 3.08 ns 
Atohl ^ ^ ^ c 一 0.54 2.39 ns/pF 
t^Ih b c 0.87 2.33 ‘ 4.62 ns 
~~At^lh b c 0.68 “~1.48 3.25 ns/pF 
~ ^ h i b c 1.01 ~ H 9 Q ~ 3.91 ns 
~ A ^ h l b c —0.53 1.21 2.21 . n s / p F _ 
~ t o h l z c 1.52 j 2.63 4.94 _ _ n s _ 






























































































































































































































































EVA "“ SlfLib T C-element ECPDlI] 
Cell Name : C i s 
Cell Description : Static 2-input Setable C-element with Inverted input 
Boolean Equations / Truth Table: 
l f ( s = 0) 
{c = ac +b'c + ab’ } 
else 
{c = l } 
Cell Parameters; 
Code I Parameter | Value 1 Unit 
X Length 42.9 m , . 
, y ~ ~ Height 57.0 — m 
~ � Ntran Transistor count 16 transistors 
Fan-out 0.95 P^ 
� a Fan-in 0.11 pF 
b Fan-in 0.11 P? 
s Fan-in 0.09 pF 
Propagation Delays: 
| — F r o m I T � I Mh. Typ. Max. 
= ^ I a 1 c I 0.93 LBQ 3.22 ns 
— S i ~ ~ c ~ 0.66 1.44 3.08 ns/pF 
tphl a c — U 5 — 2.48 ^ ns 
Atphl i _ _ c 0-63 1.52 3J7 
tplh b c 0,75 L g l _ � I ' 9 ' _ _ 
ATplh b _ _ _ c 0.64 1.44 _ _ 
tphl b c 1.46 3.24 5 , 9 0 _ _ _ ^ s 
— s � 0 , 4 8 ^ ^ 



















































































































































































































































































































Appendix A — 
EVA SlJLib - C-element ECPPlij 
Cell Name : CrS 
Cell Description : Static 2-input Resetable C-element 
Boolean Equations / Truth Table: 
{c 二 ac +bc + ab } 
else 
{c = 0 } 
Cell Parameters: 
Code 丨 Parameter 丨 Value 丨 Unit 
X Length 32.1 > n 
"“ y . H e i g h t 57.0 “ — 
� N t r a n Transistor count 14 transistors 
c ‘ Fan-out 一 0.95 pF 
a Fan-in 0.11 pF 
一 ~ b Fan-in | 0.11 pF 
� ~ T " Fan-in 0,09 pF 
Propagation Delays : — 
— M I From I To | Min. 1 Typ. | Max. | 
a I c 丨 0-66 1 … 363 
— B r c 0.83 1.60 —Mj 
tphl i — c 0"5 I " 3,14 
- ^ h l i c 0.52 1_._16 _ _ _ 
1.19 2 . 2 3 _ _ ^ n s _ 
— ^ T - b I c 1-51 3^8 
— A ^ h l — b c ——Ojjl 1.22 ， — 
d ] 1 c - 1-46 2.78 _ _ _ 






















































































































































































[EVA SlJLib - C-element ECPD12| 
Cell Name : CSS 
Cell Description : Static 2-input Setable C-element 
Boolean Equations / Truth Table: 
l f ( s = 0) 
{c = ac +bc + ab } 
else 
{ c = l } 
Cell Parameters: 
Code I Parameter | Value | Unit 
X Length 32.1 叫 
, Y Height 57.0 — pn ‘ 
""""�Ntran 一 Transistor count 一 14 ""“ transistors 
c ” Fan-out 0.86 — pF 
a Fan-in Q-H ‘ PF 
b — Fan-in , 0-11 PF 
s Fan-in 0.09 1 pF 
Propagation Delays: ^ 
t q ^ M i n - T y p . M a x . u n i t 
tnlh I a I C 1 0.61 1-43 3.24 
Atplh a ~ c 0 ^ 2 1 . 5 4 2.98 ns/pF 
—^hi i c 534 ns ； 
Atphl i c 0.56 130 2J5 
tplh b c 0 . 9 9 _ _ 3 ^ 9 
Atrlh I c 0.68 1.44 2.9. ns/pF 
tphl b c I " 2.49 5,15 
— A f e b ~ c 0.63 1.44 2J2 
^ i c -0.48 1.26 2.11 _ _ 
























































































































































































































































^m • m 
Appendix A I ：'；. 
h [EVA SlJLib - C-element £CPD12| f 
I Cell Name: C 3 r 
Cell Description : Static Resetable 3-input C-element 
Boolean Equations / Truth Table: 
I , t I 
I f ( z = l ) 
{c 二 ac +bc + dc + abd } 
else 
[ : : : . , . ( � : 二 0 } . j 
Cell Parameters: 
Code 1 Parameter | Value 1 Unit 
“ ~ ' ~ X Length . 41.7 丨 譯 
~""“ Y " Height 57.0 脾 
Ntran ~ Transistor count IB transistors 
c Fan-out 0.79 pF 
a Fan-in 0.11 pF 
5 Fan-in 0.11 pF 
一 Fan-in 0.11 pF 
z Fan-in 0.09 pF 
Propagation Delays: ' 
Code I From 1 To | Min. Typ. 1 Max. | Unit 
tplh 1 a 1 c |. 0.95 222 4.24 ns ； 
; i ~ " “ c 0.77 l j 7 ^ — — 
- ^ h T c 0.63 1.37 ^49 ！ 
"""T lT b c 1.12 2.34 4.65 ns 
— i " T - 1-60 3.22 ns/pF 
ATphi 5 c Mg � Yl——^541-
tplh — " " " " 1 . 3 3 ¥ _ _ 
；m ~ c 0-68 _157 ^ — — 
— ^ d c ” — 0.54 L25 2.41 Us/pF 
" " " ； c 152 4.28 7.61 ' ns 


































































































































EVA “ SlfLib - C-element ECPD12 
Cell Name : C 2 
1¾ 
Cell Description : Dynamic 2-input C-element • . 
Boolean Equations / Truth Table: 
I. 
c = ac + be + ab 
Cell Parameters: 
" Code Parameter | Value Unit 
X 卜 Length 30.6 |im — 
Y Height 57.0 — — 
N t r a n ~ ‘ T r a n s i s t o r count — 10 transistors 
c Fan-out 0.83 pF . 
� ‘ a 一 Fan-in 0.07 • pF 
b Fannin 0.07 pF — 
L-
• 
二 . • . • .._.. I :. • 
Propagation Delays: 
Code 1 From | To | Min. | Typ. 1 Max. | Unit 
" t p l h I a 1 c 0.71 1.63 3.27 ns 
~ A t p i h 一 L 5 Q — 3 . 0 3 n s / p F 
:"""^hl ~ 0 . 7 1 1.44 2.94 ns 
"""At^hl j c 0.54 1.23 一 2.28 ns/pF 
" b ~ c 0.63 1-51 — 3.18 ns 
~ ~ A t ^ l h b c 一 0.75 1.50 3.02 ns/pF 
"""tihl b “ c ~ 0 . 5 7 . 1.28 2.89 ns 




































































































































































































































I EVA SlfLib - C-element ECPD12] 
Cell Name: C2i 
Cell Description : Dynamic 2-input C-element with inverted input 
Boolean Equations / Truth Table: 
c = ac + b’c + ab' 
Cell Parameters: 
Code j Parameter | Value Unit 
X Length 41.4 — 
Y — Height 57.0 “ — 
Ntran "“ Transistor count 12 transistors 
‘ c — Fan-out 0.85 pF 
Fan-in 0.07 pF 
> b Fan-in Q-H PF 
Propagation Delays: 
Code 1 From 1 To 1 Min. | Typ. 1 Max. | Unit 一 
~ 5 l h ” a c 0.71 1.63 3.27 ^ 
— i i c 0.67 1.50 3.03 ns/pF 
—A^hl a ^ C 0.54 l j 3 _ _ _ 2 , 2 8 ns/pF 
tnlh b —1 c 0 . 6 9 LZ1 3,62 ns 
— A i l h b _ _ c _ 0.62 1.43 
tphl b ~ ~ c 0 ^ 9 — 1-36 3^3 































































































































































































Appendix A — 
[EVA SlfLib - C-element ECPD121 
Cell Name: C2r 
Cell Description : Dynamic Resetable 2-input C-element 
Boolean Equations / Truth Table: 
I f ( z = l ) t 
{c = ac +bc + ab } 
else 
{c = 0 } j 
Cell Parameters: 
“ Code I Parameter | Value 1 Unit 
X Length 1 34.5 丨 卿： 
Y ~ 一 Height . 57.0 — . fim • 
Ntran Transistor count 12 transistors 
c Fan-out 0.74 — pF 
a Fan-in 0.07 pF 
b Fan-in “ 0.07 pF 
z j Fan-in [ 0.06 pF 
Propagation Delays: 
Code 1 From 1 To | Min, [ Typ. 1 Max. | Unit 
— a c 1.23 2.35 4.29 1 _ n s 
a " " " " c 0-67 1.58 322 ns/pF 
~ S h i i ~ 0 . 7 5 1.48 3.H n s _ 
— ° - 5 5 1 2 7 
— o . 7 8 L 5 5 3 - 2 ' n s / p F 
— A ^ h i b 230 n s l p ^ 
—i^i r ~ i ^ Z I � 0 . 8 2 L66 3二 ^ 











































































































































































































































I EVA SlfLib- Latch ECPD12| 
Cell Name : CPlatch(A) 
Cell Description : Capture and Pass latch 
Boolean Equations / Truth Table; 
j E . 
D C Present state Next state 
~ ？ j 0 丨 0 丨 0 
? 0 1 I 
0 1 一 ？ 1 
1 I 1 1 ? 1 Q 
r r 1 - qb 
E P RESETZ Present state | Next state 
5 ？ 0 ？ 1 — 
^ 0 一 1 1 1 
^ 0 1 — 0 0 
o 1 1 ~ ? " 2 . 
1 . 1 1 I • 1 I ? I 1 . 
？ : either 1 or 0 
Q = QB 
Cell Parameters : 
Code I Parameter | Value 1 Unit 
X . Length . 109.8 � ^m . 
Y Height 57.0 m 
Ntran ~ Transistor count 36 ‘ transistors_ 
Q “ Fan-out 1.19 ~ PF 
QB Fan-out ‘ PF 
5 "“ Fan-in 0.03 pF 
c Fan-in 0.03 pF 
P — Fan-in 0.03 • pF 
RESETZ Fan-in 0.03 PF 
A2-1 
Appendix A 
EVA SlJLib-Latch ECPD12| 
Propagation Delays: 
Code I From | To [ Min. [ Typ. Max. [ Unit 
"""tplh • C Q 1 2.62 5.70 11.40 ns 
~ A t p l h C Q 0.51 1.10 2.46 — ns/pF 
tphl C 一 Q 2.74 5.85 12.55一 ns 一 
At^hl C Q 0.39 0.77 1.55 ns/pF 
"""""t^lh C QB 2.20 4.55 10.17 ns 
~Atp lh C QB 0.58 1.31 — 2.59 ns/pF 
t p h l C ~~ QB 2.26 4 . 9 0 ~ 10.20 ns 
~ A t p h l C QB 一0.43 0,89 1.62 ns/pF 
P Q 1.76 3.76 7.46 ns 
A t p l h ~ p - Q 0.51 1.16 233 ns/pF 
tphl P " Q 1.94 3.92 8.50 ns 
： ‘ A t ^ h l “ ― “ P Q 0.39 0.92 1.58 ns/pF 
t p i P “ QB 1.48 2.96 6.26 ns 
~ A ^ I h P 2 .5 1 n s / p F _ 
^ P QB — 1.49 3.26 630 ns 
Apa"""" P QB 038 0.76 1.62 ns/pF 
i ^ h l R E S E T Z ~ Q 5 . 6 4 n s _ 
Atohl ~ ^ S E T Z Q 0.39 0.82 1.68 n s / p F _ 
" " ^ " " RESETZ . OB 0.91 2.01 3.65 ns 
~Atp lh RESETZ j QB 0.52 1.12 2.46 ns/pF 























































































































[EVA SlfLib - Latch ECPD12| 
Cell Name : CPlatch (B) 
Cell Description : Capture and Pass Latch 
Boolean Equations / Truth Table: 
‘ E 
D c ~ Present state Next state 
？ 0 丨 o 0 
？ 0 1 1 
0 1 ？ 1 
- 1 I 1 I ？ I 0 
p : I ? ~ 
. . E • p RESETZ Present state | Next state 
? 丨 ？ I 0 I ? j 1 一 
^ 6 i 一 i 1 
9 0 1 0 0 
0 1 1 一」 2 
1 1 1 • 1 ？ 1 
？ ： either 1 or 0 
Q 二 顷 
Cell Parameters: 
C ^ I Parameter Value 丨 
— . • 1 •" • 卜 1 — 1 1 
X Length 82.2 � ^ . 
Y . Height 57.0 ^ 
Ntran Transistor count 28 transistors 
Q Fan-out 1.06 一 pF 
QB Fan-out : 0.98 pF 
D Fan 0.03 pF 
C Fan 0.03 pF 
P Fan 0.03 PF 
RESETZ 1 Fan | Q-Q3 _ E ! 
A2-4 
Appendix A 
|EVA SlfLibr Latch ECPD12| 
Propagation Delays: 
~ C o d e I From j To [ Min. [ Typ. [ Max. | Unit 一 
tplh C Q 1.96 4.04 | 8.15 ns 一 
A i l h ~ C ~ Q 2 - 5 7 n s / P F 
~ ¢ 0 C Q 1.58 3.39 7.14 n s _ 
A^hl C Q 0.44 0.94 ns/pF 
i^lh ~ C Q B 1 . 7 0 3.74 "" 7.91 ns 
A^lh ~ C Q B ~ ~ 1 . 1 6 ~ 2.47 4.81 ns/pF 
Shi C QB — 2.07 4.35 8.83 ns 
~ A t o h l C QB — 1.30 2.80 5.57 n s / p F _ 
‘ — 
— A i l h P O 0.55 1.16 2.69 ns/pF 
tohl P 一 Q 0-99 1.93 3.76 ns 
' ~ A t p h l � P Q 0.40 — 0.89 “ 1.71 .ns/pF 
Slh P QB 1.13 ~ 2 . 1 5 4.21 ns 
— 3 P QB ~ U P “ 2.51 4.94 朋/pF 
Shi P QB ~ 1.34 2.71 5.29 ns 
~ A ^ h j P QB 1.26 2.76 5.76 n s / p F _ 
• S h i RESETZ Q • 0 . 7 7 ~ � 2.82 ns—— 
Atphl ^ S E T Z " Q 0.42 0.97 1.63 ^ _ 
p T RESETS" QB 0,90 1.77 3.48 ns 













































































































































j EVA SlfLib-Latch ECPD12] 
Cell Name : Prlatr 
Cell Description : DCVSL Precharged latch with reset 
Boolean Equations / Truth Table: 
I f (Z = l) { i f ( I + ) 
{Q = IN;QB = I N B ; R D Y = 1 } 
elseif(I = l ) 
{Q = Q ; Q B = QB;RDY=1 } 
else 
{ Q = QB = RDY = 0 } } 
else 
{Q = 0 ; Q B = 1 ; R D Y = 1 } 
Cell Parameters: 
Code Parameter 丨 Value 丨 Unit 
� X Length 71.7 m 
Y ~ — Height 57,0 网 
一 Nfran — Transistor count 23 ~ ， transistors 
Q Fan-out 0-42 — pF 
QB 一 Fan-out 0.44 pF 
RDY Fan-out 0.36 PF 
IN Fan-in 0.03 pF 
Fan-in — 0.03 pF 
I Fan-in" 0.06 pF 
Fan-in PF 
Propagation Delays; 
~ C ^ d e 1 From 1 To [ Min. [ Typ. Max. | Unit 
"""tplh 1 Q j 1.97 j 3.84 8.02 ns 
— A ^ l h 1 Q _ 1-02 2 l l � 5.20 ns/pF . : … 
i i h l ~ 一 Q 1-78 3.52. _ 1 A \ n s _ 
—Ai^hl I Q ~ 1.10 2.50 5,25 ns/pF 
— l ^ l h ~ I QB - 1-98 4.07 _ 1 J 1 ns 
Atplh 1 QB 1.02 2.31 4.93 
Shi 1 QB 一1.78 3.76 7.60 ns 
Atphl I QB U 0 ~ _ 5 , 1 5 ！ 
^ih Z 门 R 0.15 1-36 2.80 ns 
~ K S i h " 7 _ ° ： 8 8 L 5 8 3 3 0 n s / p F ~ 
" i h l " Z ~ Q 0.85 1.70 339 _ 
‘ - ^ h f ^ Z Z I Z Z Z Z ^ Z Z Z Z ^ Z Z lJl ^ 
~ S i h 1 只 TW 2.27 4.99 9.13 ns 
Atpih 1 RDY 一 1.00 2.02 4.68 n s / p F _ 
tobT 1 RDY — 1.40 2.87 5.98 ns 
A^hi f RDY j 0.173 1.56 3.21 ns /pF_ 
~ S l h Z RDY — 0.84 1.59 3.15 ns 





























































































































f |EVA Si/Lib - Latch ECPD12| 
Cell Name: Prlatch 
Cell Description : DCVSL Precharged latch 
I 
Boolean Equations / Truth Table: 
1:. 
If (1=1) 
{Q = IN;QB = INB;RDY=1 ；} 
else 
{Q = QB = RDY = 0 } 
丨 ’ • . -• 
Cell Parameters: 
Code Parameter 丨 Value 丨 Unit 
X Length 53.1 m 
Y Height 57.0 
‘~Ntran Transistor count 17 — transistors 
Q Fan-out 0.13 ~ “ pF 
"QB Fan-out 0.13 PF 
RDY Fan-out 0.31 PF 
IN Fan-in 0.03 ,pF 
IN® Fan-in 0.03 — pF 
一 I Fan-in 0.08 pF 
Propagation Delays: 
f ~ C ^ - T From | To M i n . 丨 Typ. Max. 仇 讨 ― 
• tnlh i I I Q 2.13 4.11 9.37 丨 ns 
- ^ i h 1 Q 2.36 5.58 11.10 ns/pF 
Shi 1 “ Q - 0.86 1.60 � 3.36 ns • 
. i Q _ _ Z H d 3.13 ns/pF 
Sih 1 O R 1.99 4.05 7.42 ns 
i ~ l l i _ Z I 1 - 4 2 • n s / p F -
^ h i _ _ _ ^ QB 一. 0.81 l-j5 3-24 . ns 
— I QB 1.15 2.41 H 2 
~ ^ 1 蘭 1.85 3.53 6.59 ns 
~ A i p l h 1 RDY 5-79 n s / P F _ 
Shi 1 RDY 0.81 1.51 3.06 ns 








































































































































































































































EVA SlfLib - DCVSL ECPD12 
Cell Name: DillV 
Cell Description : DCVSL inverter 
Boolean Equations / Truth Table: 
I f ( I = 0) 
{ Q = QB 二 0 ; RDY 二 0 } 
else 
{ Q = A B ; Q B = A ; R D Y = 1 } 
Cell Parameters: 
Code Parameter | Value Unit 
X I Length . 48,3 m 
' ' Y Height 一 57.0 ”m 
Ntran Transistor count 15 — transistors 
Q Fan-out 0.30 . 一 pF 
QB Fan-out “ 0.25 pF 
RDY Fan-in 0.75 pF 
I Fan-in 0.08 一 pF _ 
A Fan-in 0.03 pF 
AB Fan-in 0.03 pF ‘ 
Propagation Delays: 
Code j From | To | Min. | Typ. Max. | Unit 
~ ^ p l h ~ 1 I 1 Q 1 0.90 1.71 j 3.11 j ns . 
Atolh Q 一 2.00 4.46 9.43 n s / p F _ 
: S h i 1 Q ~ 0 . 8 5 . __3,22 _ 
— 0 U 1 2 3 8 ~ ^ ‘ 
— ¢ 1 f O^ 0.87 1.67 3.22 ns 
• — ^ S h 1 QB 1.98 _ 9 , 4 2 ns/pF 
‘ t p h i i W^ZJKZ—^L- 3 3 1 1 
— T ~ Q B ~ 1.12 2.35 3.62 n s ^ F _ 
~ ^ 1 RDY — 0.82 1.61 2.92 n s _ 
KSih 1 RDY 0.82 1.71 3.45 _ n s ^ ! _ 
~ S K l 1 "RDY 0.82 1.49 3.02 ns 






















































































































































































EVA SifLib-DCVSL ECPD12 
Cell Name : D N A N D 
Cell Description : DCVSL NAND gate 
Boolean Equations / Truth Table: 
I f ( I = 0 ) 
{ Q = QB -= 0 ; RDY = 0 } 
else 
{ Q = (AB+BB) ； QB = (A.B) ; RDY = 1 } 
Cell Parameters: 
Code Parameter Value Unit 
"X Length 55.8 一 m 
• ， Y Height 57.0 m .. 
Ntran Transistor count ]]_ transistors 
Q Fan-out — 0.26 P? 
QB Fan-out 0.24 pF 
RDY Fan-out ^61 PF 
A Fan-in 0.03 • pF 
~""Fan-in 0.03 pF 
B Fan-in 0.03 — pF 
BB ~ " “ W i n 0.03 pF 
1 Fan-in 0.08 pF 
Propagation Delays: 
~ ~ ~ F r o m To Min. Typ. Max. 1 Unit 
— l ^ h _ I "Q 謹 1.5_9 ^gg ！ , 
— Q ~ " “ 1.96 4.27 9 ^ 
” ~ ~ _ _ l 0 °-93 L73 ^ 
— A i h l r ~ Q U 2 2.44 - j j O n s /Pp 
” t p l h I " Q l I Z I l H l Z - - ^ . 4 . 4 8 - — 
— A ^ l h 1 j QB • 2.11 4.61 .9,92 ！ 
— l ^ h i 1 Q l l l Z l g l l — ^ 
- — ^ 
J^h I RDY 1.09 2.10 4.14 _ _ n s 
AiSih 1 1 RDY 0.38 1.79 3.83 ns/pFv 
~ f ^RDY ^87 _ _ n s ‘ 



























































































































































EVA SlfLib -DCVSL ECPD12 
Cell Name : D O R 
Cell Description : DCVSL 2-input OR gate 
Boolean Equations / Truth Table: 
I f ( I = 0 ) 
{Q = QB = 0 ; R D Y = 0 } 
else 
{ Q = (A+B) ;QB = (AB-BB) ;RDY=1 } 
Cell Parameters: 
Code Parameter | Value Unit 
X Length 55.8 \im 
~ ~ Height 57.0 阿 
Ntran Transistor count 17 transistors 
Q Fan-out 一 0.25 pF 
QB ~ Fan-out 一 0.24 , pF 
RDY Fan-out 0L61 P
F 
A Fan-in — 0.03 pF , 
, AB “ “ Fan-in 0.03 pF 
"“ B ^ ~ Fan-in 0.03 pF 
BB . Fan-in 0.03 pF 
I Fan-in 0.08 pF 
Propagation Delays: 
1 To 1 Min. I Typ. Max. Unit 
tnlh I Q 0.96 1.85 3.49 ns 
—Atolh F ~ Q . 1.98- 4.43 9.47 ns/pF 
~ t a h l 1 Q ~ 0 ^ " " “ 1.69 3,50 n s _ 
； 1 . 1 6 2.43 3J2 
~ S h 1 OB '1.27 2.26 4.20 ns 
1 QB ‘ _ 9 J 1 ns/pF 
~ 1 OB 0.94 1.75 3.49 ns 
. — A ^ h i r ~ Q B 3 . 8 1 




7 2 n s / p F
~ 
d i 1 RDY Ql8 _ _ n ? _ 

















































































































































































































































EVA ~ S l f L i b _ DCVSL ECPD12 
f . , . . . 、 . . . . . . 
Cell Name : DNOR 
Cell Description: DCVSL NOR gate 
Boolean Equations / Truth Table: 
If (1 = 0 ) 
{Q = QB = 0 ; R D Y = 0 } 
else 
{ Q = (AB.BB); QB = (A+B) ; RDY = 1 } 
Cell Parameters : 
Code I Parameter | Value 1 Unit 
X Length . . 55.8 m 
、、Y — Height — 57.0 一 阿 
Ntran ~ rans i s to r count 17 transistors 
Q Fan 0.23 “ pF 
QB _ Fan 0.25 pF 
~ RDY Fan 0.83 pF 
A — Fan • Q-Q3 pF 
AB 一 Fan 0.03 pF 
— ~ B 一 Fan 0.03 PF 
BB 一 Fan 0.03 pF 
I Fan 0.08 pF 
Propagation Delays: 
C o d e I From 丁 To 獸 二 „ .1 . 二 : 
""“tPlh 丨 I |. Q 2.04 4.63 9.77 ns 
八眇 L 2 3
 2J5 丛 
~ ^ I Z T ： 5 ° - 9 4 L 7 5 ~ ~ ^ T — 
— A ^ h f — Q U 3 . 2.45 — . . , ^ 7 3 
— 2,82 ns 
二 h — _ Q B 1.96 433 9.19 ns/pF 
二I — I Q B U 2 一 ns/pF 
~ S i h t — ROY “ 0.65 1.40 2 . 4 3 _ _ _ n s _ 
Atplh - I " " " RDY ^ — — ！ 



















































































































































































































































EVA SlJLib-DCVSL ECPD12 
1.. H^ 
Cell Name : D X N O R 
Cell Description : DCVSL Exclusive NOR gate 
Boolean Equations / Truth Table: 
If (1 = 0 ) 
{Q = QB = 0 ; R D Y = 0 } 
else 
{ Q =(AB-BB 4- A.B) ； QB = (A0B) ； RDY = 1 } 
Cell Parameters: 
Code 丨 Parameter 丨 Value Unit 
X Length 1 61.2 m 
, Y Height — 57.0 \xm 
f t e n Transistor count 19 一 transistors 
Q Fan-out “ 0.20 pF 
QB Fan-out 0.21 — pF 
S5Y Fan-out 0.46 P
F 
A Fan-in ' 0.03 pF 
, Fan-in — 0.03 ~ ~ pF 
Fan-in 0.03 pF 
BB Fan-in 0.03 ""“ pF • 
I"""" Fan-in | 0.08 pF 一 
Propagation Delays: 
~ C ^ d ； 1 From 1 To | Min. 1 Typ. 1 Max. | Unit 
~ S l h ” i I I Q 丨 1.45 3.19 j 5.89 I ns _ 
— ^ i h T — _ O 2.13 4.74 10.32 ns/pF 
. ~ H X Z ： ! ^ . 0.89 T V T — _ 3 3 9 ！ ^ _ 
Atphl I Q I 」 2.43 3.70 
T S l h 1 O B 2.09 4.77 102J 
" I — QB 0.89 1.66 3.30 n s _ 
Atphl — 1 Z ^ Z 丄 1 4 2 . 4 5 一 ^ 
- — 1 R T W _ _ 1 3 ^ 2.77 4.82 n s _ _ _ 





7 5 n s / p F 



























































































































































































































































-, i . • 
EVA Si/Lib-DCVSL . ECPD12 
Cell Name : Dfsum 
Cell Description : DCVSL Full Adder Sum 
Boolean Equations / Truth Table: 
I f ( I = 0 ) 
{ Q = QB = 0 ; RD Y = 0 } 
clS6 
{ Q 二 ( A � B � C I N ) ； QB = ( A B � B B � C I N B ) ； R D Y = 1 } 
Cell Parameters: 
Code I Parameter 1 Value | Unit : 
, X Length 78.15 叫 
~ � � Y “ Height 57.0 \xm 
Ntran Transistor count 23 ~ transistors 
~ Q Fan-out 0.09 — pF 
QB Fan-out 0.10 — PF 
RDY Fan-out 0.21 PF 
A - Fan-in 0.03 pF , 
“ AB 一 Fan-in 0.03 PF 
B F a n - i n . 0,03 pF 
BB 一 Fan-in 0.03 pF 
ClFT Fan-in 0.03 • pF 
CINB Fan-in- 0.03 一 PF 
I j Fan-in 0.08 pF 
Propagation Delays: • . . . . . . : .... . 
rnHe I From 1 TO I Min. 1 Typ. | Max. I ^ i t ~ 
^ ^ T I Q 1 232 5.03 _ _ E ! _ _ 
- ^ f ^ ― 1.02 1.87 
_ H S ~ 2 58"""" 3.18 ns/pF 
- ~ r — ~ l QB 0.99 1.96 ^ 1 8 7 ns 
^ 1 R D Y 2.24 ^ 1^40 ns 

























































































































































































































EVA ""“ SlfLib - DCVSL ECPDlT 
. 
Cell Name : Dfcay 
Cell Description : DCVSL Full Adder Carry 
Boolean Equations / Truth Table: 
I f ( I = 0 ) 
{ Q = QB = 0 ; R D Y = 0 } 
else 
{ Q = (A-B + A-CIN + B-CIN)； 
QB = (AB-BB + BB-CINB + AB-CINB) ； RDY = 1 } 
Cell Parameters: 
Code I Parameter | Value \ Unit 
I: � � X j Length 70.05 I m 
Y
 :
 Height 一 57.0 m 
Ntran Transistor count 21 transistors 
Q ~ Fan-out ‘ 0.20 pF 
QB Fan-out 0.17 P
F 
RDY 一 Fan-out 0L55 P F -
A ~ “ Fan-in — 0.03 pF 
~ ~ A g _ ^ ~ Fan-in 一 0.03 PF 
B Fan-in 0.03 P
F 
~ BB 一 Fan-in 0.03 — pF 
CIN~ Fan-in • • — 0.03 pF 
CINB • Fan-in 0.03 pF 
T Fan-in 0.08 pF 
Propagation Delays: . … ‘ 
Code 1 From j To 1 Min. 1 Typ. 1 Max. | Unit 
tplh j I Q 1-40 3.09 5.90 ns 
- ^ i h r O 2.08 4.64 9.98 ns/pF 
^ h i ~ 〇 i.oo 1 2 . 0 3 - i ^ I — j 
1-18 2.50 
~ K b h QB 2.06 4.96 10.32 n s / p F _ 
T ^ h j — I QB 2,09 jQl ！ ^ _ 
Atphl I Q B 1.13 2,43 3 ^ 
~ i ^ n r 1 颜 1.59 3.19 6.19 ns 
~ A ^ l h f " " RDY 一0.81 2.02 3.96 ns/pF 
1 ~ R D Y ~ 1.08 2.02 3.89 ns 
A t p h I I j RDY
 0
.
















































































































































































































































[EVA ~ SlfLib' DCVSL ECPD12| 
I 1 — - ^ ^ . 
Cell Name : D X O R 
Cell Description : DCVSL XOR gate 
Boolean Equations / Truth Table: 
I I f ( I = 0 ) 
{ Q = QB 二 0 ;RDY = 0 } 
else 
{ Q = (A©B) ； QB = (AB-BB + A-B) ； RDY = 1 } 
Cell Parameters: 
Code j Parameter 丨 Value I U n i t 
1 Length I 61.2 押 
、、Y Height - 57.0 阳 _ _ 
Ntran Transistor c o i ^ 19 一 血 s 
Q Fan-out 0.21 P F 




 Fan-out ^61 E? 
A Fan-in — 0.03 P? 
AB Faa-in O0T —— 
T Fan-in 0.03 —— 
BB Fan-in 0.03 Eg 
I Fan-in | 0.08 PF 
Propagation Delays: , 
Code I From I To 1 M , n . 厂 孙 丨 Max. | . 
丄 T Q . I 1 34 2 J8 5.53 ns 
g 1.66 3.30 n s _ _ . 
_ ® ^ H 6 l 4 T ~ 3J0 ns/pF 
=
1



























































































































































































































I Appendix A 
EVA SlfLib - DCVSL ECPD12 
； .. . ' . . . : “ . . . . • ” 
• • 
Cell Name : BAND 
Cell Description : DCVSL AND gate 
‘ 
Boolean Equations / Truth Table: 
l f ( I = 0 ) 
{Q = QB = 0 ;RDY = 0 } 
else 
{ Q = (A-B) ； QB = (AB + BB) ； RDY == 1 } 
Cell Parameters: 
Code Parameter 丨 Value 丨 Unit 
, X Length 55.8 m 
、、Y Height 57.0 m 
Ntran Transistor count \J_ transistors 
Q Fan-out 0.21 pF 
QB Fan-out 0.23 
ROY" Fan-out 0.78 pF 
A Fan-in 一 ~ 0.03 pF • 
AB Fan-in 0.03 P
F 
B Fan-in 0.03 pF 
BB 一 Fan-in 0.03 pF 
~ I Fan-in 0.08 pF 
Propagation Delays: 
Code I From 1 To 1 胞 . 1 Typ. 1 Max. Uni 厂 
Sih 1 Q 1 1.24 I 2.55 4.84 ns 
- ^ h f - I Q MQ ^ 
djh 1 QB 0.82 1.59 2.82 _ 
— i 1 3 . 9 2 9 . 1 6 
tphl I ~ Q B Qj3 Ll£ 
^ 1 RDY 0.65 1.40 2.43 n ? _ _ 
— 1 R D Y ~ _ _ 0 7 6
-
 1.47 3 . 30__ ns/pF 
d l 1 R D Y ~ 0.93 1.70 3.56 _ _ 




















































































EVA SlJLib - Voltage Controlled Delay element ECPD 12 
Cell Name: Del5 
Cell Description : 5ns Voltage Controlled Delay element 
Boolean Equations / Truth Table: 
Q = IN 
Cell Parameters: 
Code Parameter Value Unit 
X , Length 43.65 jim 
Y Height 57.0 }im — 
Ntran Transistor count 10 transistors 
• Q Fan-out 0.63 pF 
.,‘ T IN Fan-in 0.11 pF 
VC — Fan-in pF 
Propagation Delays: • 
~ o d e YC I From To Min. Typ. Max. Unit 
""""tpi IN — Q 2.86 5.25 1.16 “ ns 
Atplh IN Q 0.76 1.72 3.15 ns/pF 
~ t ^ h l ” Q 3.94 6.15 
Atphl • 0.48 1.27 2.23 ns/pF 
Atplhv ~ ~ 5 J N _ ； n s / v 
"AfolhT" 4-5 IN Q 0J8 ns/v 
IN Q — 1.仍 n s / v 
Atplhv 2 . 5 ~ IN , Q ^69 n s / v 
Atphlv 5 — IN Q — . 6.15 n s / v 
Atphlv ~ 1.39 n s / v 
Atphlv 3 � T ~ IN Q 1.29 . n s / v 
























































































































































































































































EVA SlfLib - Voltage Controlled Delay element ECPD12| 
Cell Name : Del7 
Cell Description : 7ns Voltage Controlled Delay element 
Boolean Equations / Truth Table: 
Q = IN 
Cell Parameters: 
Code Parameter Value Unit 
X Length 43.65 |im 
Y - Height 57.0 ^m 
Ntran Transistor count 12 transistors 
Q Fan-out 一 0.60 pF 
、、！N Fan-in 0.11 pF 
VC Fan-in pF 
Propagation Delays: 
一 Code VC I From To | Min. Typ. | Max. | Unit 
~ t p l h I IN I Q j 2.96 j 6.14 13.58 n s ~ ‘ 
厶 tplh IN Q 0.87 1.71 3.04 —ns/pF 
" " ” ~ ~ IN Q 3.94 8.38 — 14.46 ns 
—Atphl IN — Q 0.63 1.16 2.18 ns/pF— 
~Atplhv — 4 - 5 IN Q — 1.64 ns/v 
Atplhv 3-4 一 IN Q 1.91 一 ns/v 
~Atplhv "~2.5~3 IN Q 3.04 一 ns/v 
Atphlv 一 4 � 5 — IN Q 0.37 一 ns/v 
Atphlv 3 � 4 — IN Q 0.69 — — ns/v 
































































































































































































































































I Appendix A 
1 EVA SifLib - Voltage Controlled Delay element ECPD12~| 
Cell Name: DellO 
Cell Description : 10ns Voltage Controlled Delay element 
Boolean Equations / Truth Table: 
Q = IN 
Cell Parameters: 
Code Parameter Value Unit 
X Length 48.45 )im 一 
Y • Height 57.0 \im 
Ntran Transistor count 12 transistors 
Q Fan-out 0.97 “ pF — 
: 、 ' • 、、IN ~ 一 Fan-in “ 0.11 pF 
— VC . — Fan-in pF 
Propagation Delays: 
Code VC I From | To | Min. | Typ. [ Max. | Unit 一 
tplh j I IN I Q 4.74 9.29 17.67 1 ns 
Atplh ~ I N Q — 0.72 1.50 ""“3.21 ns/pF~ 
""“tphl
 ： IN ~ Q 5.56 11.31 20.76 一 ns 
厶tphl ~~ “ IN " Q 0.49 1.18 2.33 ~ ns/pF 
_ Atplhv 一4-5 IN Q 1.02 ns/v 
Atplhv 3-4 IN Q “ 1.76 ns/v 
‘Atplhv —2.5〜3 IN Q — . 3.56 — ns/v 
Atphlv 4〜5 ~ I N ~ Q 0.74 ns/v 
Q L 7 4 n s / v 



































































































































































































































































I Appendix A 
EVA SlfLib -Voltage Controlled Delay element ECPD12I 
Cell Name : Deli5 
Cell Description : 5ns Voltage Controlled Delay element 
Boolean Equations / Truth Table: 
: . q = m 
Cell Parameters: 
Code Parameter Value Unit 
X Length 38.4 jim 
Y Height 57.0 — ^m 
Ntran Transistor count 8 , transistors 
Q Fan-out 0.36 pF 
j IN — Fan-in 0.11 pF 
VS • Fan-in pF 
Propagation Delays: 
Code I VC 1 From | To | Min. | Typ. | Max. | Unit : 
~ " t p S J IN 1 Q 3.75 6.04 11.06 ns 





 — ns 
~Atphl IN Q “ 0.67 —1.45 2.46 ns/pF 
"^tplhv 4-5 IN Q 0.51 ~
 n s / v
 “ 
Atplhv ~ 3 - 4 H I
 n s / v 
Atplhv _ 2 � 5 � � 3 IN Q 230 ns/v . 
0.
6 5 n s / v 
Atphlv ~ IN " Q LIZ
 n s / v 






















































































































































































































•I'.:.:.' : •• ,.. 
Appendix A 
SlfLib - Voltage Controlled Delay element ECPD12| 
Cell Name : Deli7 
Cell Description : 7ns Voltage Controlled Delay element 
Boolean Equations / Truth Table: 
Q = IN 
Cell Parameters: 
Code j Parameter Value Unit 
X Length 38.4 ^m 
Y Height 一 57.0 ~ fim ‘. 
N t r a n
 Transistor count 一 10 transistors 
Q , Fan-out 0.52 — pF 
IN . Fan-in — 0.11 — pF 一 
VC Fan-in pF 一 
Propagation Delays; 
Code I VC I From | To | Min. | Typ. | Max. | Unit 
一 tplh j j IN 1 Q I 3.88 8.11 1 13.23 ns 一 
^Atplh — I N — 
~ t p h l — IN Q ~ 3.14 6.50 12.8厂 ns 
At^hl IN Q .一 0.81 — 1,45 2.61 ns/pF 
"Atplhv ~ 4 ^ 5 ~ IN “ Q 0.17 
Atplhv 3-4 IN 丨 Q 0.63 ns/v 
IN Q 2.31 ns/v 
Atphlv 4-5 IN Q ns/v 
. Atphlv _ 3-4 IN “ Q —
 n s / v 









































































































































































































I Appendix A 
EVA SlfLib - Voltage Controlled Delay element ECPD12| 
Cell Name: Deli 10 
Cell Description : 10ns Voltage Controlled Delay element 
Boolean Equations / Truth Table; 
Q = IN 
Cell Parameters: 
Code Parameter Value Unit 
— X I Length 43.05 ^m 一 
• Y Height 57.0 |im 
Ntran Transistor count 10 transistors 
, Q Fan-out — 0,12 pF 
. IN Fan-in 0.11 pF 
、、VC Fan-in pF 
Propagation Delays: 
Code I VC [ From [ To Min. Typ. Max. | Unit ~ 
一 tplh I IN Q 5.29 9.40 18.44 ns 
_ — j - ^~~ 饭 Q 0.94 2.49 4 . 4 0 ~ ns/pF 一 
t p h f "
:
 IN Q 4.79 9.74 17.82 “ ns 
~ Atphl IN Q . . 1.11 1.97 4 . 2 5 ~ ns/pF “ 
Atplhv 4-5 IN Q “ 1.76 ns/v 
Atplhv ~ 3-4 IN I Q 1.97 ns/v 
A t p l h v — 2 . 5 � 3 I N I Q — 3 . 6 3 “ ~ n s / v ~ " 
Atphlv — 4〜5 ""“IN Q . 0,61 ns/v 
m
 — Q
 n s / v 






























































































































































































































































I Appendix A 
: 丨 EVA SlfLib ^ Voltage Controlled Delay elernent ECPD12| 
I Cell Name: Deli 15 
Cell Description : 15ns Voltage Controlled Delay element 
Boolean Equations / Truth Table: 
1 , : • Q = iN 
Cell Parameters: 
Code Parameter Value Unit 
X Length 49.05 fim , 
Y Height 57.0 ~ 
Ntran Transistor count 10 transistors 
Q . Fan-out “~ 0.16 “ pF 
• IN. Fan-in . ' 0.11 pF 
VC Fan-in 丨 pF 一 
Propagation Delays: 
Code VC I From | To [ Min. | Typ. | Max. | Unit 
tplh 1 J IN Q 7.58 j 13.85 24.87 ns 一 
Atplh IN " Q 0.97 2.33 4.82 
~ t p h l “ IN - Q ~ 5 . 3 0 11.86~ 22.34— ns 
Atphl IN Q 1.40 ~ 2 . 5 6 4.75 ns/pF 
4-5 IN Q 0.89 ns/v 
^15 ns/v 
• A t p l ^ _ 2 : 5 : : 3 _ IN 一 Q . 4 . 7 5 n s / v 
Atphlv 4 ^ 5 ~ IN Q ^60
 n s / v 
• " A j h W IN Q ； 2.30 ns/v 










































































































































































































V A Verilog Model - C-element ECPD12| 
Cell Name: C s 
/ /EVA Self-timed Library 
// 9 June 94 
//Muller Static C-element 
'resetall 








specparam tA_Cf = 'C_12StA_Cf; 
specparamtA_Cr = "C_12$tA_Cr} 
specparam tB_Cf =，C二 12StB 一 C f ; 
specparam tB_Cr =�C_12StB_Cr; 
' specparam FdriveSC = 'C_12SFdriveSC; , • . 
..:;�� N specparam eresofSC = 'C_12SFdriveSC; 
specparam RdriveSC = 'C_12SRdriveSC; 
specparam eresorSC .苗 X_12SRdriveSC; 
specparam MaxloadSC ^ X_12SMaxioadSC; 
specparam dcapSC « 'C_I2SMaxJoadSC; 
specparamLoadSA ，譯'C_12SLoadSA; 
specparam inloadSA = 'C_12SLoadSA; 
specparam LoadSB = *C_i2SLoadSB; 
specparam inloadSB : *C_12SLoadSB; 
specparam TransS = 'C_12STransS; 
specparam AreaS = 'C_12SAreaS; 
/ / path delays 
( . A + = > C) = (tA_Cr,tA_Cf)； 
( B +=> C) ； (tB_Cr,tB_Cf); 








EVA Verilog Model - C-element ECPD12| 
Cell Name: C i 
//EVA Self-timed Library 
// 9 June 94 
//Muller Static C-element 
"resetall 
"timescale Ins / 10 ps 
'celldefine 






specparam tA_Cf = 'Ci_12StA_Cf; 
specparam tA_Cr ‘ = 'Ci_12$tA_Cr, 
specparam tB_Cf = *Ci_12StB_Cf; 
specparam tB一Cr . . = ,Ci一 12StB_Cr; 
‘ • NVspecparamFddveSC «，Ci_J2SFdriveSC; 
specparam eresoSC =8 *Cij2SFdriveSC; 
specparam RdriveSC = %Ci_12SRdriveSC; 
specparam eresorSC = 'Ci^llSRdriveSC; 
specparam MaxloadSC =^  'Ci^HSMaxloadSC; 
specparam dcapSC 教'Ci_l2SMaxloadSC; 
specparam LoadSA ~ 'Ci_12SLoadSA; 
specparam inloadSA = 'CiJl2SLoadSA; / 
specparam LoadSB - *Gi_12SLoadSB; 
specparam inloadSB = 'cfl2SLoadSB; 
specparamTransS ； *Ci_12STransS; 
specparam AreaS =» 'C^HSAreaS; 
// path delays 
( A+=> C) « •• (tA_Cr，tA”Cf); 








Appendix B • 
丨 EVA Verilog Model - C-element ECPD12] 
Cell Name: C i r 
//EVA Self-timed Library 
// 9 June 94 
//Muller Static Resetable C-element with inverted input 
'resetall 








specparamta_cf - -Cir一 12Sta__cf; 
specparamta_cr ; = 'Cir_12Sta_cr; 
.specpararri tb_cf = 'Cir_12Stb_cf; • 
- . - specpararatb^cr , ==•，C)ir_12Stb_cr; 
“ V ' ' � specparam tz_cf = � C i f一 12Stz_cfj 
Specparam FdriveSc - 'Cir_12SFdriveScj 
specparam eresofSc 埃，Cir_12SFd.rive.Sc; 
specparamRdriveSc ,'；穸，Cir—USRdriveSc; 
specparam eresorSc *Cir__12SRdriveSc; 
specparam MaxloadSc = 'Cir^USMaxloadSc; 
specparam dcapSc = 'Cir_12SMaxload$c; 
specparamLoadSa s 'Cir^IlSLoadSa; 
specparam inloadSa , ^ 'Cir_12SLoadSa; 
specparam LoadSb = 'Cir_l2SLoadSb; 
specparam inloadSb 笋.'Cir_12SLoadSb; 
specparam LoadSz =3 'Cir_12SLoadSz; 
specparam tnloadSz = "Cir_12SLoadSz; 
specparam AreaS ,.'.‘运，Cir一12SAreaS; 
specparam TransS == 'Gir_l2STransS; 
// path delays 
( a=> c) = (ta_cr,ta_cf); 
( b=> c) = (tb_cr,tb_cf); 








. . . 1 . . . . . . — • . . , . 
Appendix B 
EVA Verilog Model - C-element ECPD12 
Cell Name: C i s 
//EVA Self-timed Library 
II9 June 94 
//Muller Static Setable C-element with inverted input 
'resetall 
%timescale Ins / 10 ps 
'celldefine 






specparamta_cf = � 'Cis_12Staj:f; 
specparamta_cr , . . . 由 , C i s _ 1 2 S t a _ e r ; . 
• . specparam tb_cf ="Cis I2Stb cf; 
•“ • • : • � � s p e c p a r a m t b _ c r = Xis_12Stb_cr; 
specparam ts_cr 铒'Cis_12Sts_cr; 
specparam FdriveSc = 'Cis_12SFdriveSc; 
specparam eresofSc = 'Cis_12SFdriveSc; 
specparam RdriveSc = ,Cis_12SRdriveSc; 
specparam eresorSc =» 'Cis_12SRdriveSc; 
specparam MaxloadSc = %Cis_12SMaxloadSc; . 
specparam dcapSc 'Cis^IlSMaxloadSc; 
specparam LoadSa - *Cis_I2SLoadSa; 
specparam inloadSa = 'Cis_12SLoadSa; 
specparam LoadSb = 'Cis_12SLoadSb; 
speeparara inloadSb —�Cis_12SLoadSb; 
specparam LoadSs = 'Cis_12SLoadSs; 
specparam inloadSs = >Cis_12SLoadSs; 
specparam AreaS =v'Cis_12S AreaS; 
specparam TransS 费�Cis，I2$TransS; • 
// path delays 
( a=> c) = (ta_cr,ta_cf)； 
( b=> c) = (tb_cr,tb_cf); 








Appendix B — 
EVA Verilog Model - C-element ECPD12| 
Cell Name: CrS 
//EVA Self-timed Library 
/ / 9 June 94 
//Muller Static Resetable C-element 
'resetall 








specparam cf =« 'Cr_12Stajcf; 
specparamta_cr ..寓'Cr^I2Sta_cr; 
specparam tb_cf ‘ = ,CrJ2Stb_cf; 
p : specparam tb_cr . = 'Cr_l2Stb_cr; 
: � � " ^ specparamtz_cf -尸，Cr_12$tzj：烂 
specparam FdriveSc = 'C^nSFdriveSc; 
specparam eresofSc = ’ CrJUSFdriveSc^ 
specparam RdriveSc = "CMlSRdriveSc; 
specparam eresorSc =3 ’Cr_12SRdriveSc; 
specparam MaxloadSc 教'Cr_12SMaxloadSa; 
specparam dcapSc 气、Cr_12$MaxloadSc; 
specparam LoadSa 'Gr_12SLoadSa; 
specparam inloadSa =? ,Cr一i2SLoadSa; -
specparam LoadSb = *Cr_i2SLoadSb; 
specparam inloadSb ~ 'Cr^iaSLoadSb; 
specparam LoadSz = 'Cr_12SLoadSz; 
specparam inloadSz « *Cr_12SLoadSz; 
specparamAreaS . . . 运 ' C f _ 1 2 S A r e a S ; 
specparam TransS = 'C^nSTransS; 
// path delays 
( a=> c) (ta_cr，ta_cf); 
( b=> c) = (tb_cr,tb_cf); 
(negedgez=> (c +: 1'bO)) - = tz_cf; 
endspecify 





• . • 
Appendix B 
1 Verilog Model - C-element ECPP12] 
Cell Name: CSS 
/ /EVA Setf-timed Library 
// 9 June 94 
//Muller Static Setable C-element 
Vesetall 








specparam ta_cf = 'Cs_12Sta_cf; 
specparam ta_cr = ,Cs_12Sta_cr; 
specparam tb_cf ="Cs—12Stb_j:f;: 
• specparam tb_cr f Cs一:12Stb_cr; 
' , � � s p e c p a r a m ts_cr 气、Cs_12Stsjcr; 
specparam FdriveSc — 'Cs^nSFdriveSc; 
specparam eresofSc ACs_12SFdriveSc; 
specparam RdriveSc = ,Cs_12SRdriveSc; 
specparam eresorSc = 'Cs_12SR(lriveSc; 
specparam MaxloadSc = 'CsJDSMaxloadSc; 
specparam dcapSc = 'Cs^HSMaxloadSc; 
specparam LoadSa .= ,Cs_12SLoadSa; 
specparam inloadSa 5=1 Xs_12SLoadSa; 
specparam LoadSb ^ 'CsJISLoadSb; 
specparam inloadSb 其'Cs_12SLoadSb; 
specparam LoadSs = 'Cs_12SLoadSs; 
specparam inloadSs = 'Cs_l2SLoadSs; 
specparam AreaS = 'Cs_12S AreaS; 
specparam TransS � 'Cs_12STransS; 
I I path delays _ 
( a=> c) = (ta_cr,ta_cf); 
( b = > c) = (tb_cr,tb_cf); 





* 'endcelldefine . 
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Appendix B 
EVA Verilog Model - C-element ECPD12 
Cell Name: C 3 r 
//EVA Self-timed Library 
// 9 June 94 
//Muller Static Resetable 3-input C-element 
’ resetall 








specparam ta__cf = 'C3r_12Sta_cf; 
• specparam ta_cr ..=3. 'C3r_12Sta__cr; 
》)‘： .specparam tb_cf ？= 'C3r_12Stb_cf; 
specparam tb_cr 麵 '03^125tb_cr, 
� � s p e c p a r a m t c f c f ==�C3r二 12Std_cf; 
specparam td_cr = 'C3r_12Std_cr; 
specparam tz_cf - 'C3r_12Stz_cf; 
specparam FdriveSc = "C3r_12SFdriveSc; 
specparam eresofSc = 'C3r_12SFdriveSc; 
specparam RdriveSc =，C3r一12SRdriveSc; 
specparam ercsorSc " C3 r_l 2SRdriveSc; 
,::: specparam MaxloadSc = 'C3r_12SMaxIoadSc; 
specparam dcapSc = 'C3r_12SMaxloadSc; 
specparam LoadSa =�C3r_12SLoadSa; 
specparam inloadSa = 'C3r_12SLoadSa; 
specparam LoadSb = 'C3r_12SLoadSb; 
specparam inloadSb = 'C3r_12SLoadSb; 
specparam LoadSd = 'C3r_12SLoadSd; 
specparam inloadSd =- 'C3r_12SLoadSd; 
specparam LoadSz = 'C3r_12SLoadSz; 
specparam inloadSz = 'C3r_12SLoadSz; 
specparam AreaS = 'C3r_12S AreaS; 
specparam TransS - 'C3r_12STransS; 
II path delays 
• . ( a=> c) = (ta_cr,ta_cf); 
(. b=> c) = (tb_cr,tb_cf); 
( d=> c) = (td_cr,td_cf); 








EVA Verilog Model - C-element~ “ ECPD12 
Cell Name: C 2 
//EVA Self-timed Library 
II9 June 94 
//Muller Dynamic C-element 
'resetall 








specparamtA_Cf = 'C2_12$tA_Cf； 
specparam tA_Cr = ' 02^.125 tA_Cr; 
specparam tB^Cf = 'C2J2StB_Cf; 
J' •• specparamtBjCr = ,C2_12StB_Cr; 
. • specparamFdriveSC = ,C2_12SFdriveSC; 
specparam eresofSC = ' C2_12$FdriveSC; 
specparam RdriveSC =�C2:12SRdriveSC; 
specparam eresorSC = ,C2_12SRdriveSC; 
specparam MaxloadSC = 'C2_12SMaxloadSC; 
specparam dcapSC = 'C2_12SMaxloadSC; 
specparam LoadS A = 'C2_12SLoadSA; . 
specparam inloadSA = 'C2—12SLoadSA; 
specparam LoadSB = 'C2~12SLoadSB; 
specparam inloadSB = ’C2一 12$LoadSB; 
specparam TransS ^ 'C2_12STrans$; 
specparam AreaS « ,G2_12SAreaS; 
// path delays ‘ 
. ( A +=> C) = • ‘ (tA_Cr,tA_Cf)； 








EVA ^ Verilog Model “ C-element ECPD12[ 
Cell Name: C 2 i 
//EVA Self-timed Library 
// 9 June 94 
//Muller Dynamic C-element with Inverted Inputs 
"resetall 








specparam tA_Cf = 'C2iJ2StA_Cf; 
specparam tA_Cr = 'C2i_12StA_Cr; ’ 
specparam tB^Cf =，C2iJ2StB_Cf; 
, specparam tB~Cr . = 'C2i_12StB_Cr; 
l i . . • � � s p e c p a r a m F d r i v e S C = ,C2iJ2SFdriveSC; 
specparam eresofSC = 'C2ri2SFdriveSC; 
specparam RdriveSC = 'C2i_12SRdriveSC; 
specparam eresorSC •= 'C2i_12SRdriveSC; 
specparam MaxloadSC = 'C2i_12SMaxIoadSC; 
specparam dcapSC . 雄 ' C 2 i _ 1 2 S M a x l o a d S C ; 
specparam LoadSA =，C2i_12SLoadSA; 
specparam inloadSA ‘ = 'C2i_12SLoadSA; 
specparam LoadSB • =，C2i_12SLoadSB; * 
specparam inloadSB = 'C2i_12SLoadSB; 
specparam TransS = 'C2i_12STransS; 
specparam AreaS = 'C2i_12S AreaS; 
II path delays 
] 
( A+=> C) = ' . (tA_Cr,tA_Cf)； 









EVA Verilog Model - C-element fiCPD 121 
Cell Name: C 2 r 
//EVA Self-timed Library 
// 9 June 94 
//Muller Dynamic Resetable C-element 
'resetall 








.specparam ta一cf = X2r_12Sta_cf; 
s { specparam ta_cr = 'C2r_12Sta_cr; 
specparam tb__cf = 'C2r_12Stb_cf; 
K； ‘ ：., specparam tb_cr ' ' • =»，CZr l^lStb—cr; 
|：4 . . � � s p e c p a r a m tz_cf 角，C2r一i2Stz_cf; 
specparam FdriveSc = 'CSrlnSFdriveSc; 
specparam eresofSc =�C2r_12SFdriveSc; 
specparam RdriveSc = 'C2r_i2SRdriveSc; 
specparam eresorSc “®5 'C2r__12SRdriveSc; 
specparam MaxloadSc « 'C2r_12SMaxloadSc; 
specparam dcapSc » *C2r_12SMaxload$c; 
. specparam LoadSa ^ ‘C2r_l2SLoadSa; 
specparam inloadSa 芩'02^12SLoadSa; ., 
specparam LoadSb - 'C2r_12SLoadSb; • � 
specparam inloadSb = 'C2r_12SLoadSb; 
specparam LoadSz = 'C2r_12SLoadSz； 
specparam inioadSz = 'C2r_12SLoadSz; 
specparam AreaS = 'C2r_12S AreaS; 
specparam TransS . = 'C2r_12STransS; 
// path delays 
( a 二> c) = (ta_cr,ta_cf); 
‘ ( b=> c) = (tb_cr,tb_cf); 
(negedge z => ( c + : 1 1 0 ) ) � - tz_cf; 
endspecify 







EVA Verilog Model ‘ C-element ECPD 12 
User Defined Primitive file : udp一cele() 
//EVA Self-timed Library 
//June 94 






" a b state next state 
0 0 : ? : 0; 
0 1 : 1 : 1 ; 
0 1 :0: 0; 
1 0 : 1 : 1 ； 1 0 : 0 ; 0; 
. 1 1 : ? : 1 ; • : ' -:. 
隱.， ‘endtable ‘ “. .，. • _ ‘ 
endprimitive 
User Defined Primitive file : udp__celer() 
//EVA Self-timed Library 
// June 94 • 






// a b z state next state 
0 0 1:?: 0; 
0 1 1 : 1 : 1; 
0 1 1 :0: 0; 
10 1 : 1 : 1 ; 
1 0 1 : 0 : 0 ; 一 
54 , 1 1 1 ：？： 1； 
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Appendix B 
EVA Verilog Model - C-element ECPD 12 
User Defined Primitive file : udp一celes() 
//EVA Self-timed Library 
// June 94 






/ / a b s state next state 
0 0 0 : ?: 0; 
0 1 0 : 1 : 1 ； 0 1 0 : 0.: 0; 
1 0 0 : 1 ： 1; 
[蒼 1 0 0 : 0 : 0 ; 
1 1 0 :?: 1; . ...,..？? 1 :.?: 1; ‘ ... — ‘' • . / 
灘 . . , endtable . • • � � 
endprimitive 
User Defined Primitive file : udp一c3r() 
//EVA Self-timed Library • . . -
II June 94 






/ / a b d z state next state 
0 0 0 1 :?: 0; 
0 0 11 :1 : 1; 
0 0 1 1 : 0 : 0 ; 
0 1 ? 1 : 1 : 1; 
0 1 ? 1 : 0 : 0; 
1 0 ? 1 : 1 : 1; 
1 0 ？ 1 : 0 : 0; 
1 1 0 1 : 1 : 1 ; 
1 1 0 1 : 0 : 0 ; . 
1 1 1 1 :?: 1; •  
？ ? ? 0 : ? : 0; 
endtable 
endprimitive 
瞧.、 \ .. 
瞧’— . . . . = \ . - < . . . .…『 
HK*：' 
HRV , 
« � . ‘ . , 
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Appendix B 
EVA Verilog Model - Latch ECPP 12] 
Cell Name: CPLatch(A) 
//EVA Self-timed Library 
// June 94 
II Capture and Pass Latch (A) 
1¾ ，resetall 









specparam tC_Qr = 'CPLat_12StC_Qr; 
specparam tC 二 Q f = 'CPLat_12$tC_Qf; 
specparam tC^QBr = 'CPLat_12StC_QBr; 
specparam tClQBf : =，CPLat=12StC一QBf; 
� s p e c p a r a m tP~Qr = ,CPLdt二 12StP一Qr; 
f • ' � specparam tP~Qf = 'CPLat_12StP_Qf; 
specparam tP~QBr = ,CPLat_12StP_QBr; 
specparam tP~QBf =，CPLat:12StP二QBf; 
specparam tZ~QBr = lCPLat:12StZ_(^Br; 
specparam tZ 二Qf = 'CPLat_12StZ_Qf; 
specparam FdTiveSQ = ,CPLat_-l2SFdrive$Q; 
specparam eresofSQ = 'CPLat_12SFdriveSQ; 
specparam FdriveSQB = 'CPLat_12SFdriveSQB; -
specparam eresofSQB 二 *CPLat一12SFdriveSQB; 
specparam RdriveSQ = 'CPLat_12SRdriveSQ; 
specparam eresorSQ = 'CPLat一 12SRdriveSQ; 
specparam RdriveSQB , = 'CPLat_12SRdriveSQB; 
ift, specparam eresorSQB = 'CPLat_12SRdriveSQB; 
specparam MaxioadSQ = 'CPLat_12SMaxloadSQ; 
m specparam MaxJoadSQB 竽-CPLat_12SMaxloadSQB; 
J specparam dcapSQ - 'CPLat_12SMaxloadSQ; 
specparam dcapSQB = 'CPLat_12SMaxloadSQB; 
specparam LoadSC = vCPLat_12SLoadSC; 
specparam inloadSC « 'CPLat_12SLoadSC; 
specparam LoadSP 1= 'CPLat_12SLoadSP; 
specparam inloadSP = %CPLat_12$Load$P; 
specparam LoadSD « "CPLat_12SLoadSD; 
specparam inloadSD =¾ "CPLat_12SLoadSD; 
specparam LoadSZ = 'CPLa^llSLoadSZ; 
specparam inloadSZ =，CPLat二 12SLoadS2：; 
specparam TransS = 'CPLat_12STransS; 
specparam AreaS . = 'CPLat_12SAreaS; 
//path delays 
if(!P) (posedge C => (QB +: D))« (tC_QBr,tC_QBf); 
if(P) (posedge C => (QB -: D))= (tC_QBr,tC_QBf); 
if(P) (posedge C = > (Q +； D)) = (tC_Qr,tC_Qf)； 
(posedge P=> ( Q + : D ) ) = (tP_Qr,tP_Qf); 
(posedge P => (QB -:D)) = (tP_QBr,tP_QBf); 
(negedge Z => (Q +: 1'bO)) = tZ_Qf; 










EVA Verilog Model - Latch ECPD12 
Cell Name : CPLatch(B) 
//EVA Self-timed Library 
/ /June 94 
II Capture and Pass Latch (B) 
'resetall 









J , specparam tC_Qr = 'CPLatb_12StC_Qr; 
specparam tC Qf = 'CPLatb_12StC_Qf; 
» �spccparamtC_QBr = 'CPLatb_12StC_QBr; 
I , � ^ specparam tC_QBf = 'CPLatb_12StC_QBf; 
specparam tP~Qr = ,CPLatb_12StP_Qr; 
specparam tP^Qf = ,CPLatb_12StP_Qf; 
specparam tP^QBr = 'CPLatb_12StP_QBr; 
specparam tP~QBf = 'CPLatb_12StP_QBf; 
specparam tZ~QBr = 'CPLatb_12StZ_QBr; 
specparam tZ 二Qf = 'CPLatb_12StZ_Qf; 
specparam FdriveSQ = *CPLatb_12SFdriveSQj . 
specparam eresofSQ « 'CPLatb_12SFdriveSQ; 
specparam FdriveSQB ^ 'CPLatb_12SFdnveSQB; 
specparam eresofSQB = *CPLatb_12SFdriveSQB; 
specparam RdrivcSQ 功�CPLatb_l2SRdriveS^; 
specparam eresorSQ = ' CPLatb_l 2SRdriveSQ; 
specparam RdriveSQB . = 'CPLatb^l2SRdriveSQB; 
specparam eresorSQB = 'CPLatb^^SRdriveSQB; 
specparam MaxloadSQ = "CPLatb^aSMaxIoadSQ; 
specparam MaxioadSQB = *CPLatb_12SMaxloadSQB; 
specparam dcapSQ = 'CPLatb_12SMaxloadSQ; 
specparam dcapSQB = *CPLatb_12$MaxloadSQB; 
specparam LoadSC = 'CPLatb_12SLoadSC; 
specparam inloadSC = 'CPLatb_12SLoadSC; 
specparam LoadSP « 4CPLatb一USLoadSP; 
‘specparam inloadSP 运'CPLatb_12SLoadSP; 
specparam LoadSD = 'CPLat^HSLoadSD; 
specparam inloadSD - 'CPLatb_12SLoadSD; 
specparam LoadSZ - 'CPLatb_12SLoadSZ; 
specparam inloadSZ ‘ CPLatb_l 2SLo adSZ; 
specparam TransS = *CPLatb_12STransS; 
specparam AreaS = 'CPLatb__12SAreaS; 
//path delays 
if (IP) 
(posedge C => (QB +: D))= (tC_QBr,tC_QBf); if (P) 
(posedge C => (QB -: D)) = (tC一QBr，tC一QBf); if (P) 
(posedge C => (Q +: D)> = (tC^Qr.t^Qf); 
(posedge P = > (Q +: D)) = (tP_Qr,tP_Qf); 
(posedge P => (QB -: D ) ) « (tP_QBr,tP_QBf); 
(negedgcZ=> (Q +: 1'bO)) = tZ_Qf; 









Appendix: B — 
EVA Verilog Model - Latch 請 "“ ECPD12 
Cell Name: Prlatr 
//EVA Self-timed Library 
/ / 9 June 94 
//DCVSL Precharged Latch with reset 
'resetall 






// specify parameters 
specparam tI_Qf = *Prlatr_12StI_Qf;： 
specparam tl^QBf = 'Pr la^ l ISd .QBf; 
specparam tl^RDYf 铒'Prlatr_12$a_RDYf; 
[ I specparam tI_Qr « 'Prlatr_12StI_Qr; 
specparam tI~QBr = 'Prlatr_12StI_QBr;,.…. 
�specparam tI:RDYr = 'PrlatrJ2$d_RDYr; 
. ' vN specparamtZ^Qf = 'PrIatr_12$tZ_Qf; 
specparam tzlQBr ='Prlatr_12StZ一QBr; 
specparam tZ_RDYr = ,Prlatr_12StZ_RDYr; 
specparam FdriveSQ = 'Prlatr_l2SFdriveSQ; 
specparam eresofSQ = 'Prlatr_12SFdriveSQ; 
specparam RdriveSQ = 'Prlatr_12SRdriveSQ; 
specparam eresorSQ = 'Prlatr_l2SRdriveSQ; 
specparam MaxloadSQ =. *Prlatr_12SMaxloadSQ； . 
specparam dcapSQ - 'Prlatr_12SMaxloadSQ; 
specparam FdriveSQB = ' PrlatrJ2SFdriveSQB; 
specparam eresofSQB =�Prlatr_12SFdriveSQB; 
specparam RdriveSQB = 'Prlatr_12SRdriveSQB; 
specparam eresorSQB = 'Prlatr.USRdriveSQB; 
specparam MaxloadSQB = 'Prlatr_i2SMaxloadSQB; 
j : . specparam dcapSQB « 'Prlatr_l2SMaxioadSQB; 
specparam FdriveSRDY - 'PrlatrJ2SFdriveSRDY; 
specparam crcsofSRDY =�Prlatr_12SFdriveSRDY; 
specparam RdrivcSRDY =^  'PrlatrJ2SRdriveSRDY; 
specparam eresorSRD Y = 'Prlatr_12SRdriveSRDY; 
specparam MaxloadSRDY = :Prlatr_l2SMaxload$RDY； 
spccparam dcapSRDY = 'Prlatr_12SMaxloadSRDY; 
specparam LoadSIN =，PrlatrJ2SLoadSIN; , 
I specparam mloadSIN - = *PrIatr_12SLoadSIN; , 
: � . spccparam LoadSINB = 'Prlatr_12SLoadSINB; 
specparam inloadSINB = *Prlatr_12SLoadSINB; 
specparam LoadSZ = *Priatr_12SLoadSZ; 
specparam inloadSZ = ' PrlatrJ2SLoadSZ; 
specparam LoadSI =��’Priatr_12SLoadSI; 
specparam inloadSI = 'PrIatr_12SLoadSI; 
specparam TransS - 'Prlatr_12STransS; 
spccparam ArcaS = 'Prlalr_12SAreaS; 
// path delays 
( I+=> Q) = (tI_Qr,tI_Q{)； 
( I+=> QB) = (a_QBr,tI_QBf)； 
( I+=> RDY) « (tI_RDYr,tI_RDYf); 
( negedge Z = > ( Q +: l'b0))= tZ二Qf; 
( Z+=> QB) = tZ_QBr; 









I Appendix A 
EVA Verilog Model • Latch ECPD 12 
Cell Name : Prlatch 
//EVA Self-timed Library 
// 9 June 94 
//DCVSL Precharged Latch 
'rcsetall • 
'timescalc Ins / 10 ps 
'celldefme 
module Prlat_12(q, qb, rdy, in, inbj)； 
® output q, qb, rdy; 
input I, in, inb; 
//specify block 
specify 
// specify parameters 
specparam tl 一 q f = 'Prlat_12StI_qf; 
I specparam tllqbf =，Prlat_12StI_qbf; 
specparam d^rdyf = 'Prlat_12Sa_rdyf; 
. . � s p e c p a r a m tl_qr '沩 'Prlat一 12StI一qr; 
_ . . � specparam tl_qbr « *Prlat_12StI_qbr; 
specparam d^rdyr = 'Prlat_12StI_rdyr; 
specparam FdriveSq = 'Prlat_12SFdriveSq; 
specparam eresofSq = 'Prlat_12$FdriveSq; 
specparam RdriveSq = 'Prlat_12SRdriveSq; 
specparam eresorSq = 'Prlat_12SRdriveSq； 
specparam MaxloadSq = 'Prlat_12SMaxloadSq； 
specparam dcapSq » *PrIat_12SMaxIoadSq;' • - -
specparam FdriveSqb = 'Prlat_12SFdriveSqb; • 
specparam eresofSqb = 'Prlat_12SFdriveSqb; 
specparam RdriveSqb = 'Prlat_12SRdriveSqb; 
specparam eresorSqb = 'Priat_12SRdriveSqb; 
specparam MaxIoadSqb - vPrlat_12SMaxloadSqb; 
specparam dcapSqb - 'Prtat_12SMaxioadSqb; 
specparam FdriveSrdy . - 'PrIat_12SFdriveSrdy; 
specparam eresofSrdy "Prlat.llSFdriveSrdy; 
specparam RdriveSrdy = *Prlat_12SRdriveSrdy; 
specparam eresorSrdy 产 *PrIat_12SRdriveSrdy; 
specparam MaxloadSrdy = Triat_l2SMaxload$r<ly; 
specparam dcapSrdy ^ 'Prlat_12SMaxload$rdy; 
specparam LoadSin - 'Prlat_12SLoadSin; 
specparam inloadSin = 'Prlat_12SLoadSin; 
specparam LoadSinfa = ,Prlat_12SLoadSinb;. 
specparam inloadSinb « 'PrIat_12SLoadSinb; 
specparam LoadSI = 4Prlat_12SLoadSI; 
specparam inloadSI = 'Priat_12SLoadSI; 
specparam TransS = *Prlat_12STransS; 
specparam AreaS ‘ = *Prlat_12SAreaS; • 
II path delays 
( I+=> q) = (tl_qr,tl_qf)； 
( I+=> qb) = (tl_qbr,tl_qb0； 









Appendix: B ： 
EVA VerilogModel - Latch ECPD12 
User Defined Primitive file : udp一cap() 
//EVA Self-timed Library 
// June 94 
II User Define Primitive for Capture & Pass Latch ( Cap) 





/ / d c state next state 
？ 0 : 0 : 0; 
？ 0 :1 : 1； o i ：？： 1； 
丨I 1 1 : ? : 0 ; 
.: endtable 
endprimitive 
\ ‘ “ , ‘ - • . + . . . . . , "‘ ‘ ：,"1 -
User Defined Primitive file : udpjpass() 
//EVA Self-timed Library 
//June 94 






/ / e p z state next state 
？? 0 : ? : 1； 
？ 0 1 :1: I; 
？ 0 1 : 0 ： 0; 
0 1 1 ：？： 0; 




I Appendix A 
EVA Verilog Model - Latch ECPD12 
User Defined Primitive file : udp_latq() 
//EVA Self-timed Library 
//June 94 
// User Define Primitive for Precharged Latch 
primitive udp_Iatq(q,i,in,inb); 




// i in inb state q; 
(10) ？ 1:1:0; 
(01) 1 0:?:1; 
(01)0 I : ？ :0; 
(01) 1 1 : ? : x ; 
i (01) 0 0 : ? :x; 
1 (??)?:?:-; . _:、 1 ?(??):?:-; .::... 
Si
;
 "•. , o (？？) ？ ： ？ ：0； •• % ‘ '•• 
0 ？ (？？): ？ :0;‘、. 
0 ？ ? ： ？ :0; 
endtabie 
endprimitive 
HB ； '* 
User Defined Primitive file : u d p j a t q b ( ) 
//EVA Self-timed Library 
// June 94 
；" // User Define Primitive for Precharged Latch 





// i in inb state qb; 
(10) ？ ? : ? :0; 
(01) 1 0:? :0; 
(01)0 1 :? :1; 
(01)1 1 ； ？ ;x; 
(01)0 0 : ? :x; 
1 (??) ?:?:‘； 、 1 ?(??):? 
0(??) ？ ：? :0; 
0 ?(??):? :0; 




I Appendix A 
EVA Verilog Model - Latch ECPD 12 
User Defined Primitive file : udp一latrq() 
//EVA Self-timed Library 
//June 94 






/ / i in inb z :state: q 
(10) ？ ？ 1 : ？:0; 
(01) 1 0 1 :?:1; 
(01) 0 1 1 : ？:0; 
(01) I 1 l : ?:x; 
(01)0 0 1 : ？:x; 
ii | . 1 (？？) ？ 1 : ？：-; // input change during i active 
§ 1? (??) 1:?:-; ‘ 
_ 0 (7?) ？ 1 : ？:0; // input change daring i Inactive 
W . ‘ 0 ? (??) 1 、 
_ 0 ? ? 1 : ？:0; 
I ？? (0L): ？ : / / reset change during i active 
0 7 7 ( 01 ) : ？:0; II reset change during i inactive 
？ ？ ？ 0 : ？:0; 
endtable 
endprimitive 
User Defined Primitive file : udp一latrqb() 
//EVA Self-timed Library 
// June 94 






// i in inb z :state: qb 
(10) ？ ？ 1 : ？:0; 
(01) 1 0 1 : ？:0; 
(01)0 1 1 :?:1; 
(01) 1 1 1 : ？:x; 
(01)0 0 1 :?:x; �� 
1 (？？) ？ 1 : ？:-; // input change during i active 
1 ? (r?、1 . ?•-• 
0 (？？) ？ 1 : ？:0; II input change during i inactive 
0 ？ (??) 1 : ？:0; ‘ 
0 ？ ？ 1 ： ？:0; 
1 ？? (01): ？:-; // reset change during i active 
0 ？ ？ (01): ？:0; // reset change during i inactive 





EVA Verilog Model-DCVSL ECPD12 
Cell Name: D i n V 
//EVA Self-timed Library 
/ / 9 June 94 
//DCVSL Inverter 
'resetall • 
'timescale Ins / 10 ps 
'celldefme 
module Dinv_12(q, qb, rdy, in, inb,I); 
output q, qb, rdy; 
input I, in, inb; 
//specify block 
specify 
// specify parameters 
specparam tl一qf •，Dinv一12$tl�f; 
I specparam a^qbf = *Dinv_12Sd_qbf； 
specparam tl^rdyf = ' D i n v J l S d ^ r d y f ; — — 
� s p e c p a r a m tl_qr ~ 'Dinv_12StI_qr; ) ‘ 
騰 . N specparam tl^qbr = 'Dinv^nS^qbr; 
specparam tl_rdyr = 'Dinv_12StI_rdyr; 
specparam FdriveSq 55 *Diny_12SFdriveSq; 
specparam eresofSq = 'Dinv一 12SFdriveSq; 
specparam RdriveSq = 'Dinv_12SRdriveSq； 
specparam eresorSq = 'Dinv_12SRdriveSq; 
specparam MaxioadSq ； "Dinv_l2SMaxloadSq; 
specparam dcapSq 5=5 *Dinv_12SMaxloadSq； -
specparam FdriveSqb = 'Dinv_12SFdriveSqb] 
specparam eresoSqb = ,Dinv_12SFdrtveSqfa; 
specparam RdriveSqb = *Dinv_12SRdriveSqb; 
specparam eresorSqb = *Dinv_12SRdriveSqb; 
specparam MaxloadSqb 'Dinv_12SMaxIoadSqb; 
specparam dcapSqb fe”Dinv_J2SMaxloadSqb;_ 
specparam FdriveSrdy = 'pinv_12SFdriveSrdy; 
specparam eresotSrdy = ,Dinv_I2SFdriveSrdy; 
specparam RdriveSrdy = 'Dinv_12SRdriveSrdy; 
specparam eresorSrdy = 'Dinv_12SRdriveSrdy; 
specparam MaxIoadSrdy = 'Dinv_12SMaxload$rdy; 
specparam dcapSrdy = *Dinv_12SMaxloadSrdy; 
specparam LoadSin = 'Dinv_12SLoadSin; 
specparam inloadSin =» 'Dinv_12SLoadSin; 
specparam LoadSinb = ,Dinv_12SLoadSinb; 
specparam inloadSinb =�Dinv_12SLoadSinb; 
specparam LoadSI = 'Dinv_12SLoadSI; 
specparam inloadSI = ,Dinv一 12SLoad$I; 
specparam TransS = 'Dinv_12STransS; 
specparam AreaS =%DinvJ2SAreaS;. 
// path delays 
( I+=> q) = (tl_qr,tl_qf); 
( 1+二> qb) = (tl_qbr,tl_qbf)； 









I Appendix B 
I I EVA Verilog Model - DCVSL ECPD12| 
Cell Name : DNAND 
/ /EVA Self-timed Library 
/ / 9 June 94 
//DCVSL NAND 
%resetall 







If specify parameters 
specparam tI_Qf = 'DNAND_12$a_Qf; 
M specparam tI~QBf = 'DNAND_12Sa_QBf; 
B . specparam tl^RDYf = 'DNANDJ2$t l lRDYf; 
: � � s p e c p a r a m tl二Qr = ,DNAND_12StI_Qr; 
f;: : � specparam tI~QBr = 'DNAND_12SU_QBr; 
specparam tllRDYr = 4DNAND_12SdlRDYr; 
specparam FdriveSQ = 'DNAND_12SFdriveSQ； 
specparani eresofSQ = 'DNAND_12SFdriveSQ; 
specparam RdriveSQ = 'DNA>TO_12SRdriveSQ； 
specparam eresorSQ = 'DNAND_12SRdriveSQ; 
specparam MaxioadSQ = *DNA>rt)_12SMaxloadSQ; 
specparam dcapSQ = %DNAND_12$MaxloadSQ; , 
specparam FdriveSQB = 'DNAND_I2SFdriveSQB; 
specparam eresofSQB = 'DNAND_12SFdriveSQB; 
specparam RdriveSQB = ,DNAND_12SRdriveSQB; 
specparam eresorSQB = ' DNAND_12SRdriveSQB； 
specparam MaxIoadSQB = 'DNAND_12SMaxloadSQB; 
spccparam dcapSQB = 'DNAND_12SMaxloadSQB; 
specparam FdriveSRDY = •'DNANDJ2SFdriveSRDY; 
specparam eresofSRDY = 'DNAND_12SFdriveSRDY; 
specparam RdriveSRDY ： = 'DNANDJ2SRdriveSRDY; 
specparani eresorSRDY = ,DNAND_12SRdriveSRDY; 
specparam MaxloadSRDY = 'DNANDJ2SMaxloadSRDY; 
specparam dcapSRDY ' DNAND_12SMaxloadSRDY; 
specparam LoadSA 二 'DNAND_12SLoadSA; 
specparam inloadSA' . = ' DNAND_12SLoadSA; 
specparam LoadSAB = ； DNAND_12SLoadSAB; 
specparam inloadSAB = 'DNAND_12SLoadSAB; 
specparam LoadSB « 'DNAND_12SLoadSB; 
specparam inloadSB ~ ’DNAND_12SLoadSB; 
• specparam LoadSBB « 'DNAND_12SLoadSBB; 
specparam inioadSBB =，DNAND_12SLoadSBB; 
specparam LoadSI = 'DNANDJ2SLoadSI; 
specparam inioadSI — 'DNAND_12SLoadSI» 
specparam TransS 二 ,DNAND一 12STransS; 
specparam AreaS •= "DNAND_12SAreaS; 
/ / path delays 
( I = > Q) = (tI_Qr，tI_Qf); 
( I => QB) = (tl QBr,tI_QBf)； 
( I => RDY) = (a_RDYr,a_RDYf); 
endspecify . , - . 
// instantiation 








EVA Verilog Model - DCVSL ECPD 12 
I Cell Name : D O R 
//EVA Self-timed Library 
II9 June 94 
//DCVSL OR 
'resetall • 
"timescalc Ins / 10 ps 
'celldefme 





II specify parameters -
specparamtI_Qf = %DORJ2StI_Qf； 
.spccparamtllQBf = 'DORJ2Sa_QBf, 
specparamtI:RDYf « 'DOR_12StI_RDYf; 
m ： , �specparamtl二Qr = 'DOR_l2Sa_Qr; 
I: , , � specparamtl二QBr = ,DOR_12SU_QBr; 
specparamtI~RDYr ； 'DOR_12SU_RDYr; 
specparamFdriveSQ • 教 ' D O R l ^ S F d r i v e S Q ; 
specparameresofSQ = 'DOR_12SFdriveSQ; 
specpaxam RdriveSQ ； = 'DOR^12SRdriveSQ; 
specparamercsorSQ = 'DOR_12SRdriveSQ; 
specparamMaxloadSQ = 'DOR_12SMaxloadSQ; 
specparamdcapSQ » 'DOR_12SMaxloadSQ; , . 
specparamFdriveSQB = 'DORJ2SFdriveSQB; 
specparameresofSQB = 'DOR_12SFdriveSQB; 
specparamRdriveSQB = 'DOR_12SRdriveSQB; 
specparameresorSQB = 'DOR_12SRdriveSQB; 
specparam MaxIoadSQB = 'DOR_12SMaxIoadSQB; 
specparam dcapSQB = ；DOR_12SMaxloadSQB; 
specparam FdriveSRDY =，DOR二 12SFdriveSRDY; 
specparam eresofSRDY = 'DOR.LZSFdriveSRDY; 
specparam RdriveSRDY = 'DOR_I2SRdriveSRDY; 
specparam eresorSRJDY ; = 'DORJ 2SRdriveSRDY; 
specparam MaxloadSRDY = 'DORJ2SMaxload$RDY; 
specparam dcapSRDY H - 'DOR_12SMax!oadSRDY; 
specparam LoadSA = 'DOR_i2SLoad$A; 
specparam inloadSA 'DOR_l2SLoadSA; 
spccparam LoadS AB = 'DOR_12SLoadSAB; 
specparam inloadSAB = 'DOR_12SLoadSAB; 
specparam LoadSB = *DOR_12SLoadSB; 
specparam inloadSB = 'DOR_12SLoadSB; 
specparam LoadSBB , = 'DOR.nSLoadSBB; 
specparam inloadSBB ‘ = 'DOR_l2SLoadSBB; 
spccparam LoadSI = 'DOR_12SLoadSI; 
specparam inioadSI = 'DOR_12SLoadSI; 
specparam TransS = 'D0R_12STransS; 
specparam AreaS = 'DOR_12SAreaS;. 
// path delays 
( I=> Q) = (tI_Qr,tI_Qf); 
( 1=> QB) = (a_QBr,tI_QBf)； 
( I=> RDY) = (tI_RDYr,a_RDYf); 
endspecify 
II instantiation 







1 Appendix: B 
EVA Verilog Model - DCVSL ECPD12 
Cell Name : DNOR 
//EVA Self-timed Library 
// 9 June 94 
//DCVSL NOR 
'resetall , . 







//. specify parameters 
specparam tI_Qf «�DNORJ2StI一Qf; 
specparam tl_QBf = TNOR^Stl一QBf ; 
. s p e c p a r a m tI:RDYf �DNOR_12StI_RDYf; 
�specparam tl二Qr . =，DNOR_12StI_Qr’ 
M , • . •' �specparam tl 二 Q B r = 'DNOR_12Sa_QBr; 
specparam d~RDYr =，DNOR_12SU_RDYr; 
specparam FdriveSQ 卑'DNOR_12$FdriveSQ; 
specparam eresofSQ = 'DNOR_12SFdriveSQ； 
specparam RdriveSQ = 'DNOR_12SRdriveSQ； 
specparam eresorSQ = "DNOR_12SRdriveSQ; 
specparam MaxloadSQ = 'DNOR_12SMaxloadSQi 
specparam dcapSQ = 'DNOR_12SMaxIoadSQ; • . 
specparam FdriveSQB = 4DNOR~12SFdriveSQB; 
specparam eresofSQB = *DNOR_12SFdriveSQB; 
specparam RdriveSQB = 'DNOR_12SRdriveSQB; 
specparam eresorSQB = *DNOR_12SRdriveSQB; 
specparam MaxloadSQB = 'DNOR_12SMaxload$QB; 
specparam dcapSQB ^ 'DNOR_12SMaxloadSQB; 
specparam FdriveSRDY = 'DNORJ2SFdriveSRDY; 
specparam eresofS RDY = ‘DNOR_I2SFdriveSRDY; 
specparam RdriveSRDY « 4DNOR_12SRdriveSRDY; 
specparam eresorSRDY = vDNOR_12SRdriveSRDY； 
specparam MaxloadSRDY = 'DNOR_12SMaxloadSRDY; 
specparam dcapSRDY = %DNOR_12SMaxloadSRDY; 
specparam LoadSA = *DNOR_12SLoadSA; 
spccpanim inloadSA = 'DNORJISLoadSA; 
J . specparam LoadSAB ^ *DNOR_12SLoadSAB; 
specparam inloadSAB .. = 'DNORJ2SLoadSAB; 
specparam LoadSB = 'DNOR_12SLoadSB; 
specparam inloadSB =�DNOR二 12SLoadSB; 
specparam LoadSBB = 'DNOR_12SLoadSBB; ‘ 
specparam inloadSBB = 't)NOR_12SLoadSBB; 
specparam LoadSI ^ 'DNOR_12SLoadSI; 
specparam inloadSI 雄 ' D N O R J 2 S L o a d S I ; 
specparam TransS = 'DNOR_12STransS; 
specparam AreaS = 'DNOR_12SAreaS; 
•, ‘ . : • 
II path delays 
( I - > Q) = (tI_Qr,tI_Qf); 
( I=> QB) = (tI_QBr,tI_QBf); 
( I=> RDY) = (tI:RDYr,"S_RDYf); 
endspecify 
// instantiation 







Appendix B ; 
EVA Verilog Model ^ DCVSL ECPD12 
I Cell Name : DXNOR 
//EVA Self-timed Library 
// 9 June 94 
//DCVSL XNOR 
'resetall .. 
'timescale Ins / 10 ps 
'celldefme 





// specify parameters 
specparam tI_Qf = 'DXNOR_12StI_Qf; 
specparam a QBf = 'DXNOR_12StI_QBf; 
蒙‘ specparam tflRDYf = 'DXNOR_12SU_RDYf; 
specparam tl一Qr . = 'DXNOR_12Sa_Qr, 
specparam a QBr - = 'DXNOR_l2Sa_QBr, 
I � . � V specparam tI:RDYr ='DXNORJ2StI_RDYr’ 
specparam FdriveSQ = 'DXNOR_12$FdriveSQ； 
specparam eresofSQ = 'DXNORJlSFdriveSQ； 
specparam RdriveSQ = 'DXNOR_12SRdriveSQ; 
specparam eresorSQ > ,DXNOR一12SRdriveSC5; 
specparam MaxloadSQ = *DXNOR_12SMaxloadSQ; 
specparam dcapSQ = 'DXNOR_12SMaxloadSQ; 
specparam FdriveSQB = 'DXNOR_12SFdriveSQB; . 
specparam eresofSQB = 'DXNOR_12SFdriveSQB; 
specparam RdriveSQB = 'DXNOR_12SRdriveSQB; 
specparam eresorSQB =�DXNORJ2SRdriveSQB; 
specparam MaxloadSQB = *DXNOR_12SMaxloadSQB; 
specparam dcapSQB = 'DXNOR_12SMaxloadSQB; 
specparam FdriveSRDY = *DXNOR_I2SFdriveSRDY; 
specparam eresofSRDY = %DXNOR_12SFdriYeSRDY; 
specparam RdriveSRDY « 'DXNOR_12SRdriveSRDY; 
specparam eresorSRDY « "DXNOR_12$RdriveSRDY; 
specparam MaxloadSRDY = 'DXNORJ2SMaxloadSRDY; 
specparam dcapSRDY = 'DXNOR_12SMaxioadSRDY; 
specparam LoadSA , = 'DXNOR_12SLoadSA; 
specparam inloadS A �DXNOR一 12SLoadSA; 
specparam LoadS AB = 'DXNOR_12$LoadSAB; 
spccparam inloadSAB = *DXNOR_12SLoadSAB; 
specparam LoadSB = 'DXNOR_12SLoadSB;. 
specparam inioadSB « 'DXNOR_12SLoadSB; 
specparam LoadSBB 洋 %DXNOR_12SLoadSBB; 
specparam inloadSBB = 'DXNOR_12SLoadSBB; 
specparam LoadSI - > 二 'DXNOR_12SLoadSI; 
specparam inloadSI « ' DXNORJ2SLoadSI; 
specparam TransS = ’DXNOR_12STransS; 
specparam AreaS - 'DXNOR_12S AreaS; 
II path delays 
( I=> Q) = (tI_Qr,tI_Qf)； 
( I = > QB) = (tI_QBr,U_QBf); 












EVA VerilogModel - DCVSL ECPD12 
Cell Name : Dfsum 
//EVA Self-timed Library 
/ / 9 June 94 
//DCVSL Full-adder Sum 
'resetall » 







// specify parameters 
specparam d_Qf = 'Fsum_12$tI_Qf; 
specparam C Q B f = *Fsum_12StI_QBf; 
specparam tIJIDYf >=�Fsum_12StI一RDYfj , 
specparam U~Qr = 'Fsum_l2$tI_Qr; 
‘ � s p e c p a r a m tl QBr ' = ,Fsum_12StI_QBr, 
B ; , * - : � specparam tl lRDYr = 'Fsum_12Sa_RDYr; 
specparam FdnveSQ = 'Fsum_12SFdriveSQ; 
specparam eresofSQ « ,Fsum_12SFdriveSQ; 
specparam RdriveSQ = 'FsumJISRdriveSQ; 
specparam eresorSQ =，Fsum一卩SRdriveSQ; 
specparam MaxloadSQ = 'Fsumj2SMaxloadSQ; 
specparam dcapSQ - ' Fsum_l 2SMaxloadSQ； 
specparam FdriveSQB = ' Fsum_12SFdriveSQB; • 
specparam eresofSQB = Tsum_12SFdriveSQB; 
specparam RdriveSQB = ,Fsum_l2SRdriveSQB; 
specparam eresorSQB ~ 'Fsum_12SRdriveSQB; 
specparam MaxloadSQB 宾 %Fsum_12SMaxload$QB; 
specparam dcapSQB - ,Fsum_12SMaxloadSQB; 
specparam FdriveSRDY = ' Fsum_l 2SFdri veSRD Y; 
specparam eresofSRDY = Tsum_12SFdriveSRDY; 
specparam RdriveSRDY Tsum^nSRdriveSRDY; 
specparam eresorSRDY =�Fsum一 12SRdriveSRDY; 
specparam MaxloadSRD Y = 'Fsum_12SMaxioadSRDY; 
specparam dcapSRDY = 'Fsum_12SMaxloadSRDY; 
specparam LoadS A = ,Fsum_12SLoadSA; 
specparam inloadSA = 'Fsum_12SLoadSA; 
specparam LoadS AB « 'Fsum_12SLoadSAB; 
specparam inloadSAB = *Fsum_12SLo'ad$AB; 
specparam LoadSB = 'Fsum_12SLoadSB; 
specparam inioadSB = 'Fsum_12SLoad$B; 
specparam LoadSBB = Tsum_12SLoadSBB; 
specparam inloadSBB = 'Fsum_12SLoad$BB; 
specparam LoadSI • � � = 'Fsum_12SLoadSI; 
specparam inloadSI = 'Fsum_12SLoadSI; 
specparam LoadSCIN = Tsum_12SLoad$CIN; 
specparam inloadSCTN = ,Fsum_12SLoadSCIN; 
specparam LoadSCINB = Tsum_l2SLoad$CINB; 
specparam inloadSCINB = 'Fsum_12$LoadSCINB; 
specparam TransS = 'Fsum_12STransS; 
specparam AreaS 二 'Fsum_12$AreaS; 
II path delays 
( I = > Q) = (tI_Qr,tI_Qf)； 
( I = > QB) = (tI_QBr,tI_QB0； 










EVA ~ ~ ~ "“ Verilog Model - DCVSL ECPD12 
Cell Name : Dfcay 
//EVA Self-timed Library 
/ / 9 June 94 
//DCVSL Full-adder Carry 
'resetall . • 







// specify parameters 
specparam tI_Qf =�Fcay一12$tl 一 Q f ; 
specparam tI:QBf = 'Fcay_12StI_QBf; 
specparam tI:RPYf = Tcay_12Sa_RDYf; 
specparam tI_Qr . = 'Fcay_12StI_Qr; 
�specparam tI~QBr - 'Fcay_12StI_QBr;_ 
A , . � specparam t fRDYr ,;，Fcay_12StI_RDYr; 
specparam FdriveSQ = 'FcayJlSF^riveSQ; 
specparam eresofSQ 35 'Fcay_12SFdriveSQ; 
specparam RdriveSQ =8 'Fcay_12SRdriveSQ; 
specparam eresorSQ ：« ' Fcay_12SRdriveSQ; 
specparam MaxloadSQ - 'Fcay_12SMaxloadSQ; 
specparam dcapSQ -，Fcay一i2SMaxload$Q; 
specparam FdriveSQB = 'FcayIl2SFdriveSQB; -
specparam eresofSQB « *Fcay^I2$F<lrive$QB； 
specparam RdriveSQB - 'Fcay_12SRdriveSQB; 
specparam eresorSQB - Tcay_12SRdriveSQB; 
specparam MaxioadSQB = ' Fcay_l 2SMaxloadSQB; 
‘ specparam dcapSQB 錄 Tcay_12SMaxioadSQB; 
specparam FdriveSRDY = ' Fcay_l ISFdriveSRD Y; 
M, specparam ercsofSRDY = ' FcayJ 2SFdriveSRD Y; 
I : specparam RdriveSRDY = 'Fcay~12SRdriveSRDY; 
specparam eresorSRDY = Tcay_12SRdriveSRDY; 
specparam MaxloadSRDY = Tcay~12SMaxloadSRDY; 
specparam dcapSRDY = 'Fcay_12SMaxloadSRDY; 
specparam LoadSA 架，Fcay一 I2SLoadSA; 
specparam inloadSA =« *Fcay_12SLoadSA; 
specparam LoadSAB = 'Fcay^HSLoadSAB; 
specparam inloadSAB = 'Fcay_12SLoadSAB; -
specparam LoadSB • = 'Fcay__12SLoadSB; 
specparam inioadSB = vFcay_l 2SLoadSB; 
specparam LoadSB B = ' Fcay_l 2SLoadSB B ； 
specparam inloadSBB ,Fcay_12SLoadSBB; 
specparam LoadSI . = Tcay_12SLoadSI; 
specparam intoadSI = 'Fcay_12SLoadSI; 
specparam LoadSCIN - 'Fcay__12SLoadSCIN; 
specparam inloadSCIN = 'Fcay_12SLoadSCIN; 
specparam LoadSCINB = 'Fcay_12SLoadSCINB; 
specparam inloadSCINB = 'Fcay_12SLoadSCINB; 
specparam TransS = Tcay_12STransS; 
specparam AreaS ‘ = 'Fcay一 12$AreaS; 
// path delays 
( I=> Q) = (tI^r,tI_Qf); 
( I=> QB) = (tf QBr,tI_QBf); 











EVA Verilog Model - DCVSL ECPD 12 
Cell Name : D X O R 
//EVA Self-timed Library 
/ / 9 June 94 
//DCVSL XOR 
�resetail 




_ / input IAAB,B,BB; 
//specify block 
specify 
// specify parameters 
specparam tI_Qf = ,DXOR__12StI_Qf; 
specparam tl QBf =�DXOR_12StI一QBf; 
|t" specparam tI~RDYf . = 'DXOR_l2Sa_RDYf; 
specparam C Q r ='DXOR一 12StI_Qr; 
� s p e c p a r a m d_QBr = *DXOR一 12StI 一 Q B r ; 
� specparam tI_RDYr = 'DXOR_12Sd_RDYr; 
specparam FdriveSQ = 'DXOR_12SFdriveSQ; 
specparam eresofSQ 费'DXOR^nSFdriveSQ； 
specparam RdriveSQ = 'DXOR_12SRdriveSQ; 
specparam eresorSQ == 'DXOR_12SRdriveSQ; 
specparam MaxloadSQ = *DXOPTl2SMaxloadSQ; 
specparam dcapSQ = 'DXOR_12SMaxloadSQ; 
specparam FdriveSQB =�DXOR_12SFdriveSQB; . . 
specparam eresofSQB = 'DXOR.HSFdriveSQB; 
specparam RdriveSQB = ;DXOR_l2SRdriveSQB; 
specparam eresorSQB » 'DX0R_12SRdriveSQB; 
specparam MaxloadSQB =，DXOR_12SMaxloadSQB; 
specparam dcapSQB = 'DXOR_12SMaxloadSQB; 
specparam FdriveSRDY = 'DXORJ2SFdriveSRDY; 
J specparam eresofSRDY = 'DXOR_12SFdriveSRDY; � • 
specparam RdriveSRDY «�，DXOR_12SRdriveSRDY; 
specparam eresorSRDY = 'DXOR_12SRdriveSRDY; 
specparam MaxioadSRDY =，rjXOR_12SMaxloadSRDY; 
specparam dcapSRDY = 'DXORJ2SMaxloadSRDY; 
specparam LoadSA » 'DXOR_12SLoadSA; 
specparam inloadSA = 'DXOR_12SLoadSA; 
specparam LoadSAB « 'DXOR_12SLoadSAB; 
.) specparam inloadSAB . : =�DXOR_12$LoadSAB; 
specparam LoadSB - 'DXOR_12SLoadSB; 
specparam inloadSB = 'DXOR_12SLoadSB; 
specparam LoadSBB =，DXOR_12SLoadSBB; 
specparam inloadSBB ^ 'DXOR_12SLoadSBB; 
specparam LoadSI ^ >= 'DXOR_I2SLoadSI; 
specparam inloadSI = 'DXOR_12SLoadSI; 
specparam TransS = vDXORJ2STransS; 
specparam AreaS = ’DXOR_12SAreaS; 
// path delays 
( I-> Q) = (tI_Qr,a_Qf)； 
( I=> QB) = (tI_QBr,tI_QBf)； 
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Appendix B 
EVA ~Verilog Model - DCVSL ECPD12 
Cell Name : DAND 
//EVA Self-timed Library 
/ / 9 June 94 
//DCVSL AND 
"resetall . ‘ 




input I A A B , B , B B ; 
//specify block 
specify 
// specify parameters 
… specparam tl Qf = 'DAND_12Sa_Qf; 
specparam lI~QBf = 'DAND_12Sd_QBf; 
| | - ' specparam tl二RDYf = 'DAND_12Sd_RDYf; 
specparam tI~Qr \ = 'DAND_12StI_Qr; 
� s p e c p a r a m tI_QBr ^ 'DAND_12Sa_QBr; 
；丨.* . � specparam tl RDYr « 'DAND_12Sa_RDYr; 
specparam FdriveSQ = 'DAND_12SFdriveSQ; 
specparam eresofSQ = 'DAND_12SFdrive$Q; 
specparam RdriveSQ = 'DAND_12SRdriveSQ； 
.specparam eresorSQ =^  'DA>TO_12SRdriveSQ; 
specparam MaxioadSQ - 'DAND_12SMaxIoadSQ； 
specparam dcapSQ =» *DAND_l2SMaxloadSQ； 
specparam FdriveSQB . = 'DAND_12SFdriveSQB; • 
specparam eresofSQB • = 'DAND_12SFdriveSQB; 
specparam RdriveSQB = 'DAND_12SRdriveSQB; 
specparam eresorSQB = ,DAND_12SRdriveSQB; 
specparam MaxIoadSQB = 'DAND_12SMaxloadSQB; 
specparam dcapSQB = %DAND_12SMaxloadSQB; 
specparam FdriveSRDY = 'DAND_12SFdriveSRI>Y; 
specparam eresofSRDY = '.DAND_l2SFdriveSRDY; 
specparam RdriveSRDY = 'DAND_12SRdriveSRDY; 
specparam eresorSRDY = *DAND_12SRdriveSRDY; 
specparam MaxloadSRDY = 'DAND一 12SMaxloadSRDY; 
specparam dcapSRDY = ,DAND_12SMaxloadSRDY; 
specparam LoadS A 'DAND_12SLoadSA; 
specparam inioadSA 為'DAND_12SLoadSA; 
specparam LoadSAB = 'DAND_12SLoadSAB; 
spccparam inloadSAB = 'DAND_12SLoad$AB;: 
specparam LoadSB . = � D A N D 一 12SLoadSB; 
specparam inloadSB = 'DAND_12SLoad$B; 
specparam LoadSBB ='DAND—12SLoadSBB; 
specparam inioadSBB '�=�DAND一12SLoadSBB; 
specparam LoadSI - ‘ « 'DAND_12SLoad$I; 
specparam inioadSI = 'DAND_12SLoadSI; 
specparam TransS = 'DAND_12STrans$; 
spccparam AreaS = 'DAND_I2$AreaS; 
// path delays 
“ ( I = > Q) » (tl一Qr,tI_Qf); 
( I - > QB) = (tI_QBr,tI_QBf); 
( I=> RDY) = (tI_RDYr,tI_RDYf); 
endspecify 
// instantiation 
and i l (KAB )； � 
and i2(Q,I,K); 
or i3(F,AB,BB)； 







EVA Verilog Model-DCVSL ECPD12 
Cell Name : DXOR 
//EVA Self-timed Library 
// 9 June 94 
//DCVSL XOR 
'resctail • 
'timcscale Ins / 10 ps 
'celldefine 





// specify parameters 
specparamtl Qf = ,DXOR一12StI_Qf; 
specparam tI_QBf =�DXOR一 12StI一QBf; 
W specparam a j l D Y f =. 'DXOR_12Sd_RDYf; 
_ specparam tI~Qr = *DXOR_12StI_Qr; 
K； v specparam tI_QBr - 'DXOR_12Sa_QBr; • 
K . ' ‘ ' . � s p e c p a r a m tI_RJDYr = 'DXOR_12StI_RDYr; 
specparamFdriveSQ = 'DXOR_12SFdriveSQ; 
specparam eresofSQ = *DXOR一 12SFdriycSQ; 
specparam RdriveSQ = 'DXOR.nSRdriveSQ; 
specparam eresorSQ = 'DXOR_12SRdriveSQ; 
specparamMaxloadSQ = 'DXOR_12$MaxloadSQ; 
specparamdcapSQ = 'DXOR_12SMaxIoadSQ; 
specparamFdriveSQB = *DXOR_12SFdriveSQB; 
specparameresofSQB = T)XOR_12SFdriveSQB; 
specparamRdriveSQB = 'DXOR_12$RdriveSQB; 
specparameresorSQB 瑪�DXOR_J2SRdriveSQB; 
specparam MaxIoadSQB = 'DXOR_12SMaxloadSQB; 
specparam dcapSQB = 'DXOR_12SMaxloadSQB; 
specparam FdriveSRDY . = 'DXOR_12SFdriveSRDY; 
specparam eresofSRDY = 'DXOR_12SFdriveSRDY; 
specparam RdriveSRDY « ^DXOR_12SRdriveSRDY; 
specparam eresorSRDY = 'DXOR_12SRdriveSRDY; 
specparam MaxloadSRDY « 'DXOR_12SMaxloadSRDY; 
specparam dcapSRDY = 'DXOR_12$MaxloadSRDY; 
specparam LoadSA ^,;DXOR_12SLoadSA； 
specparam inloadSA .芻、DXOR_12SLoadSA; 
specparam LoadS AB = *DXOR_12SLoadSAB; 
specparam inloadSAB ='DXOR—12SLoadSAB; . — 
specparam LoadSB =�DXOR二 12SLoadSB; 
specparam inloadSB = 'DXOR_12SLoadSB; 
specparam LoadSBB = 'DXOR_12SLoadSBB; 
specparam inloadSBB 英，DXOR一 12SLoadSBB; 
specparam LoadSI > ^'DXOR_12SLoadSI;. 
specparam inioadSI : » 'DXOR_l2SLoadSI; 
specparam TransS = 'DXOR_12STransS; 
specparam AreaS = ,DXOR_12SAreaS; 
II path delays 
( I=> Q) = (a_Qr,d_Qf)； 
( I=> QB) « (tI_QBr,tI_QBf)； 
( I=> RDY) - (tI_RDYr,U_RDYf); 
endspecify 
// instantiation 
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// al a lb a2 a2b ci cib I: state: s; 
0 1 0 1 0 1 (01) : ？ : 0; 
0 1 0 1 1 0 (01) ：？： 1; 
0 1 1 0 0 I (01) : ? : I； 
0 1 1 0 1 0 (01) ；? :0; 
1 0 0 1 0 1 (01) ；?: 1； 
1 0 0 1 1 0 (01) : ？ : 0; 
10 10 0 1 (01) : ?:0; . 
1 0 1 0 1 0 (01) ；?: 1； 
1 1 ? ？ ? ？ (01): ？ ： X; 
g ？? 1 1 ？ ？ (01):?:X; 
？ ？ ? ? 1 1 ( 0 1 ) : ? :X； 
0 0 ? ? ? ? (01) ： ？ ： X; 
ft • • ？?、0 0 ？ ？ (01) ： ？ ： X; ？ ？?? 0 0 (01):?:X; 
？ ? ？ ？ ？ ? 0 ： ？ ： 0; 
endtable 
endprimitive 
. « ！. ‘ 






// al alb a2 a2b ci cib I: state : sb; 
0 1 0 1 0 1 (01) : ?: 1; 
0 10 110 (01) ： ? : 0; 
0 I 1 0 0 1 (01) : ? : 0 ; 
0 1 1 0 1 0 (01) : ? : 1； 10 0 10 1 (01) :?:0; 
1 0 0 1 1 0 (01) :? : I; 
1 0 1 0 0 1 (01) : ? : I; 
10 10 10 (01) : ?: 0; 
1 1 ? ? ? ? ( 0 1 ) : ? : X ; „ :� ？ ? 1 1 ？ ？ (01):?:X; ？ ？?? 1 1 (01):?:X; 
0 0 ? ? ? ? (01) ：？ : X ; ？? 0 0 ？ ？ (01) ： ？ ： X ； 
暫! ？ ？ ？ ？ 0 0 (0l):?:X; 
7 9 9 9 9 7 
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input al , alb,a2,a2b,ci,cib,I; 
table 
// al alb a2 a2b ci cib I :state: co . * • 
0 1 0 t 0 1 (01) : ？: 0; 
0 10 1 10 (01) :?:0; 
0 1 1 0 0 1 (01) : ？ : 0; 
1 0 0 1 0 1 (01) : ？: 0; 
10 10 0 1 (01) :?: 1; 
1 0 0 1 1 0 (01) : ? : I; 
0 110 10 (01) :?:!; 
1 0 1 0 1 0 (01) ：？： 1; 
1 1 ？ ？ ？ ？ (01) ： ？ ： X ； 
[1- ？ ？ 1 1 ？ ？ ( 0 1 ) : ? : X ; 
� ？ ？？？ 1 1 ( 0 1 ) : ? : X ; 
0 0 ？ ？ ？ ？ (oi):?:Xj ‘ … ' ， … 二 
� • ？? 0 0 ？ ？ (01) ： ？ ： X ； 
m \ ？ ？ ？ ？ 0 0 (oi):?:x； 
? ? ? ? ? ?1： ？：-； 
？ ? ? ？ ? ? 0 : ? : 0 ; 
endtable 
endprimitive 




input al, aib,a2,a2b,ci,cib,I; 
table 
II al alb a2 a2b ci cib I :state: cob 
0 10 10 1 (01) :?: 1; 
0 10 110 (01) :?: I; 、 0 110 0 1 (01) :1:1; . 
10 010 1 (01) :?: 1; 
10 10 0 1 (01) :?:0; 
1 0 0 1 1 0 (01) : ？ : 0; 
0 1 I 0 1 0 (01) :?:0; 
1 0 I 0 1 0 (01) : ? : 0 ; 
1 1 ? ? ? ? (0l) :? :X; . . . 
？ ? 1 1 ？ ? (01):?:X； . • � * 
？ ？ ? ? 1 1 ( 0 1 ) : ? : X ; 
0 0 ? ? ? ? ( 0 1 ) : ? : X ; , 
？ ? 0 0 ？ ? ( 0 1 ) : ? : X ; 
？ 7 ？ ? 0 0 ( 0 1 ) : ? : X ; 
7 ？ ？ ？ ？ ？.1 : ? : - ; 




I Appendix A 
EVA Verilog Model - Voltage Controlled Delay element ECPD12 
Cell Name : Del5 
II EVA SelfLib 
//June 94 
//Del5_12 
'resetall . , 
'timescale 1 ns / 1 0 ps 
'celldefme 
& %suppress_faults 
module Del5_12(Q, IN, VC); 
output Q; 
input IN, VC; 
// specify block 
specify 
// specify parameters 
• specparam tA_Yf =，Del5一12$tIN_Qf; 
specparam tA_Yr . ='Del5_12StIN_Qr; 
N specparam FdriveSY ='Del5_12SFdriveSQ; 
’， ‘ � s p e c p a r a m RdriveSY = 'DeiS.nSRdriveSQ; ’ 
specparam eresofSY = 'Del5_12SFdriveSQ; 
specparam eresorSY =�Del5_12SRdriveS(5; 
specparam MaxloadSY = 'Del5_12SMaxIoadSQ; 
specparam dcapSY . 二 ， D e l 5 J 2 S M a x l o a d S Q ; 
specparam LoadSA ='DeI5J2$Load$IN; 
specparam inloadSA ='Del5_12SLoad$IN; 
specparam TransS ='DeI5_12STransS; -
specparam AreaS «'Del5_12S AreaS; 
// path delays 
( IN +=> Q) 二 (tIN_Qr,tIN_Qf); 
endspecify 





: 、 . . ： . . . . . . . . . • ‘ . •. 
j^v..... ^ • •‘ “ :.: 广；. • 3 ；^,- • \ ,,.:, 
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EVA Verilog Model - Voltage Controlled Delay element ECPD12 
Cell Name: Del7 
/ /EVASelfLib 
II June 94 
//Del7_12 
.. . 'resetail .- . .. . .. . . . . ？ � ， 
^timescale 1 ns / 1 0 ps 
'celldefine 
'suppress faults 
module Del7_12(Q, IN, VC); 
output Q; 
input IN, VC; 
// specify block 
specify 
// specify parameters 
[ I specparam tIN_Qf = 'Del7_12$tIN_Qf; 
specparam tlN^Qr • = 'Del7_12StIN_Qr; 
ki . • specparam FdriveSQ «'Del7_12SFdrive$Qj 
I ,. �� specparam RdriveSQ ='Del7_12SRdriveSQ； 
specparam eresofSQ = ,Del7_12SFdriveSQ; 
specparam eresorSQ = 'DelT^nSRdriveSQ； 
specparam MaxloadSQ = "Del7_12SMaxloadSQ; 
specparam dcapSQ = 'Del7_12SMaxioadSQ； 
specparam LoadSIN = *Del7_12SLoadSIN; 
specparam inloadSIN *Del7 J2$Load$IN; 
specparam TransS 雄 T)el7 一 12STransS; . 
specparam AreaS . =,D?17一 12SAreaS; 
// path delays 







¢.: .. . . . . ‘ - • . ‘ . . : • . . 
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Appendix B 
EVA Verilog Model - Voltage Controlled Delay element ECPD12 
Cell Name : 
DellO IB；： _ : . . 
/ /EVASelfLib 
// June 94 
"DellO_12 
'resetall 
'timescale 1 ns / 10 ps 
'celldefine 
'suppress_faults 
module DellO_12(Q, IN, VC)； 
output Q; 
input IN, VC; 
// specify block 
specify 
// specify parameters 
specparam tIN_Qf = ,DeI10_12$tIN_Qf; 
specparam tIN_Qr ^'Del lOJlSt lN.Qr; 
� s p e c p a r a m FdriveSQ 由，DellO_12SFdriveSQ; 
I : , �� specparam RdriveSQ =,DellO_12SRdriveSQ; 
specparam eresofSQ «，DellO _I2SFdriveS(5; 
specparam eresorSQ =，DellO一12SRdriveS6; 
specparam MaxloadSQ s ,DellO_12SMaxloadSQ; 
I；. specparam dcapSQ ='Del 10^12SMaxloadSQ; 
specparam LoadSIN =，DellO二 12SLoad$IN: 
specparam inloadSIN «，DellO_12SLoadSIN;. 
specparam TransS ='DellO_12STransS; . 
specparam AreaS - ' D e l l 0_12S AreaS; 
// path delays 







: . " ' ' . _ • . 
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I Appendix A 
EVA Verilog Model - Voltage Controlled Delay element ECPD 12 
B f- . ^H _ • 
Cell Name: Deli5 
- . 
* . 




'timescale 1 ns / 10 ps 
'celldefine 
'suppress一faults 
module DeliS_12(Q, IN, VC)； 
output Q; 
input IN, VC; 
// specify block 
specify 
// specify parameters 斷 specparam I A _ I I 
= ’Deli5 12$tIN Of; 
specparam tA二Yr ='Deli5_12StIN_Qr; 
� s p e c p a r a m FdnveSY ='DeliS _12SFdriveSQ； 
1 '； ... • � s p e c p a r a m RdriveSY = *Der!5_12SRdriveSQ; 
specparam eresofSY = � D e l i 5 一 12SFdriveS(5; 
specparam eresorSY -4DeH5_12SRdriveSQ; 
specparam MaxloadSY ='Deii5_12SMaxload$Q; 
specparam dcapSY = 'Deii5_12SMaxloadSQ; 
specparam LoadSA - 'Deli5_I2SLoadSIN; 
specparam inloadSA ='Deli5_I2SLoadSIN; 
specparam TransS , "Deli5_12STrans$; ‘ 一 
specparam AreaS 
='DeliS 12SAreaS; 
// path delays 
( IN+=^> Q) =(tIN_Qr,tIN_Qf); 
endspecify 
// instantiation • 






I Appendix A 
EVA Verilog Model - Voltage Controlled Delay element ECPD12 
Cell Name: Deli7 
/ /EVASelfLib 
//June 94 
_ / / D e l i 7 J 2 
'resetall 
'timescale 1 ns / 10 ps 
'celldefine 
,suppress_faults 
module Deli7_12(Q, IN, VC); 
output Q; 
input IN, VC; 
// specify block 
specify 
// specify parameters 
I specparam tA_Yf ='DeH7_12StIN_Qf; 
specparam tA_Yr = 'Deli7_12StIN_Qr; 
； � s p e c p a r a m FdriveSY ='Deli7_12SFdriveSQ；. 
I ： . ‘ ： : ’ specparam RdriveSY ='Deii7_12SRdriveSQ; 
specparam eresofSY = 'Deli7_i2SFdrive$Q; 
specparam eresorSY = ,Deli7 一 12SRdriveS(2; 
specparam MaxloadSY = •DeliT—USMaxloadSQ; 
specparam dcapSY - ,Deli7_12SMaxload$Q; 
specparam LoadSA » . D e i r ^ S L o a d S r N ; 
specparam inloadSA = 'Deli7_l2SLoad$rN; 
specparam TransS . ='DeIi7_12STransS; . 
p. specparam AreaS = 'Deli? 12S AreaS； 
H . 一 . . • ： 
// path delays 





,nosuppress 一 f a u l t s 
'endcelldefine 
A4-5 
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EVA Verilog Model - Voltage Controlled Delay element ECPD 12 
Cell Name : DelilO 
II EVA SelfLib 
// June 94 
/ /Del i l0_12 
'resetall . . . 
'timescale 1 ns / 10 ps 
'celldefine 
*suppress_faults 
module DelilOJ2(Q, IN, VC); 
output Q; 
input IN, VC; 
II specify block 
specify 
// specify parameters 
specparam tA_Yf ='DelilO_12StIN_Qf;. 
specparam tA_Yr ='Delil0_12StIN_Qr; 
specparam. FdriveSY »,DelilO_12SFdriveSQ； 
�、：. � . � ' s p e c p a r a m RdriveSY ='DelilO_12SRdriveSQ; 
specparam eresofSY ='DeH10_12SFdriveSQ; 
specparam eresorSY ='DelilO_12SRdriveSQ; 
specparam MaxloadSY = 'DelilO.nSMaxloadSQ; 
v specparam dcapSY = ,DelilO_12SMaxloadSQ; 
specparam LoadSA ='Delil6_12SLoadSIN; 
specparam inloadSA = *Delil0_12SLoadSIN; 
specparam TransS - 'Ddi lCLnSTnmsS; -
specparam AreaS ='Deli 10_12S AreaS； 
// path delays 
( IN+=> Q) =(tIN_Qr,tIN_Qf); 
endspecify 
// instantiation • 





I Appendix A 
EVA Verilog Model - Voltage Controlled Delay element ECPD12 
Cell Name : Delil5 
/ / EVA SelfLib 
//June 94 
/ /De l i l5_12 
'rcsetall < 
'timescale 1 ns / 10 ps 
，celldefine 15ns Delay element (Inverted) 
'supprcss_faults 
module DeiiI5_12(Q, IN, VC); 
output Q; 
input IN, YC; 
/ /specify block 
specify ； 
// specify parameters 
i | ‘ ‘ specparam tA_Yf ='Delil5_12StIN_Qf; 
: specparam . tA~Yr , = 'Del i 15:125tlN一Qr; . 
� s p e c p a r a m FdriveSY = ,Deli l5_l2SFdriveSQ; 
: ‘ � � s p e c p a r a m RdriveSY ='Delil5_12SRdriveSQ; 
specparam eresofSY = 'DeliI5_12SFdriveSQ； 
specparam eresorSY -'Deli l5_12SRdriveSQ; 
specparam MaxloadSY ='.DeIil5_12SMaxioadSQ; 
specparam dcapSY , «'Delil5_12SMaxioadSQ; 
specparam LoadSA = 'DeIil5_12SLoadSIN; 
specparam. inloadSA = vDelil5_I2SLoadSIN; 
specparam TransS s» ,Delil5_12STransS; ‘ , 
specparam AreaS «'Del i l5_l2SAreaS; 
// path delays 
( IN+=> Q) = (tIN_Qr,tIN_Qf)； 
endspecify 
II instantiation • 
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EVA Parameters value for Verilog Model ECPD121 
//EVA Self-timed Library 
// 9 June 94 
UCJ2 
'define C_12$tA_Cr 0.59:1.44:2.91 
'define C_12StAlCf 0.69:1.34:2.76 
'define C_12StB_Cr 0.95:1.73:3.21 
'define C_12StB_Cf 0.71:1.38:2.78 
1 define C_12SRdriyeSC 0.78:1.48:3.01 
'define C_12SFdriveSC 0.52:1.16:2.29 
'define C_12SMaxIoadSC 0.86 
4 define C_12SLoadSA 0.11 
'define CJ2SLoadSB 0.11 
% ^define C_12STransS 12 
'define CJ2$AreaS 1829.70 
//Ci_12 
'define Ci_12StA_Cr 0.59:1.44:2.94 
'define Ci_12StA_Cf 0.69:1.35:2.78 
B： 'define Ci_12StB_Cr 0.84:2.01:3.99 
，define Ci_12StB 二Cf 0.96:1.84:3.53 
K 'define Ci_12SRdrive$C 0.78:1.48:3.01 : . 
I � ’ 'define cCl2SFdriveSC 0.52:1.16:2.29 
'define Ci_12SMaxioadSC 0.86 
'define Ci_12SLoadSA 0.11 
%define Ci_12SLoadSB 0.11 
'define CiJ2STransS 14 
'define Ci_12S AreaS 2445.3 
"Cir一 12 -
'define Cir_I2Sta_cr 1.19:2.22:4.02 
'define Gir_12Sta_cf 0.78:1.51:3.08 
^define Cir_12Stb_cr 0.87:2.33:4.62 
'define Cir_12Stb_cf 1,10:1.90:3.91 
'define Cir_12Stz_cf 1.52:2.63:4.94 
'define Cir_12SRdriveSc 0.65rl.54:3.30 
'define Cir_12SFdriveSc 1.07:2.35:5.05' 
'define Cir_12SMaxIoadSc 0.87 
'define Cir_12SLoadSa 0.11 
'define Cir_12SLoadSb 0.11 
'define CirJ2SLoad$z 0.09 
'define Cir_12STransS 16 
'define Cir_12SAreaS 2445.3 
"Cis_12 
，define Cis_12Sta_cr 0.93:1.80:3.22 
'define Cis_12Sta_cf 1.15:2.48:5.15 
'define Cis_12Stb_cr „0.75:1.96:3.99 
^ define Cis_12Stb_cf 1.46:3.24:5.90 
'define Cis_12Sts_cr 0；48:1.26:2.11 
'define Cis_12SRdriveSc 0.83:1.48:3.08 
'define Cis_12SFdriveSc 0.63:1.52:3.17 
'define Cis^nSMaxloadSc 0.95 
'define Cis_12SLoadSa 0.11 
�define Cis_12SLoadSb 0.11 
'define Cis_12SLoadSs 0.09 
'define Cis_12STransS 16 
'define Cis_12SArcaS 2445J � 
//Cr_12 
'define Cr_12Sta_cr 0.66:1.87:3.63 
4define Cr_i2Sta_cf 0.75:1.58:3.14 
'define Cr_12Stb_cr 1.19:2.23:4.02 
'define Cr_I2Stb_cf 0.78:1.51:3.08 
'define Cr_12$tz_cf 1.46:2.78:5.44 
'define C r 12SRdrivc$c 0.88:1.60:3.13 
'define Cr_12SFdriveSc 0.99:2.04:4.32 
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EVA Parameters value for Verilog Model ECPD 12 
'define Cr_12SMaxIoadSc 0.95 
'define Gr_12SLoadSa 0.11 
"define Cr"l2SLoadSb 0.11 
'define CrJ2SLoad$z 0.09 
'define Cr_12STransS 14 
'define C r J 2 S AreaS 1829.7 
//Cs一 12 
'define Cs_12Sta_cr 0.61:1.48:3.24 
'define CsJ2Sta~cf 1.12:2.67:5.34 
'define Cs二 12Stb:cr 0.99:1.92:3.59 
�defme Cs:12Stb:cf 1.15:2.49:5.15 
'define CsJ2Sts~cr 0.48:1.26:2.11 
'define CsIl2SRdrive$c 0.83:1.48:3.08 
'define CsJ2SFdriveSc 0.56:1.30:2.75 
'define CsJ2SMaxloadSc 0.86 
'define CsJ2SLoadSa 0.11 
'define CsJ2SLoadSb 0.11 
'define C s J 2SLoadSs 0.09 
f . ' . 'define Cs_12STransS 17 
'define CsIl2SAreaS 1829.7 
• ' • . . • . ' . . . 
* \ -
//C3r_12 
'define C3r_12Sta_cr 0.95:2.22:4.24 
'define C3r~12Sta~cf 0.83:2,01:4.13 
'define C3rJ2StbIcr 1.12:2.34:4.65 
，define C3r二 12Stb二cf 0.82:2.12:3.97 
'define C3rJ2Std~cr 1.33:2.65:4.75 
'define C3r~12StdIcf 1.06:2.04:3.90 
'define C3rJ2Stz~cf 2.52:4.28:7.61 “ 
'define C3rJ2SRdriveSc 0.77:1,67:3.50 
'define C3rJ2SFdriveSc 1.60:2.87:5.12 
'define C3r~12SMaxioadSc 0.79 
，define C3r二 12SLoadSa 0.11 ‘ 
'define C3rJ2SLoadSb 0.11 
'define C3r_12SLoadSd 0.11 
'define C3rJ2SLoadSz 0.09 ' 
'define C3r~l2STransS 18 
,define C3r二 12S AreaS 2376.9 
IIC2J2 
'define C2_i2StA -Cr 0.71:1.63:3.27 
， d e f i n e C2�2StA二Cf 0.71:1.44:2.94 
'define C2~12StBlCr 0.63:1.51:3,18 
'define C2J2StB~Cf 0.757:1.28:2.89 
'define C2J2SRdriveSC 0.67:1.50:3.03 
'define C2 J2SFdriveSC 0.54:1.23:228 
'define C2_l2SMaxloadSC 0.83 
'define C2J2SLoadSA 0.07 -
'define C2J2SLoadSB 0.07 
'define C2~12STransS 10 
'define C2_12SAreaS 1744.20 
//C2i_l2 
'define C2i_12StA_Cr 0.71:1.63:3.27 
'define C2i_12StA_Cf 0.71:1.43:2.94 
'define C2fl2StB_Cr 0.69:1.71:3.62 
'define C2i_12StB~Cf 0..99:1.86:3.43 
'define C2i_12SRdriveSC 0.67:1.50:3.03 
'define C2i_12SFdriveSC 0.54:1.23:2.28 
'define C2i_12SMaxloadSC 0.85 
'define C2i_12SLoadSA 0.07 'V 
'define C2fl2SLoadSB 0.11 
'define C2i_12STransS 12 
'define C2i_i2S AreaS 2359.8 
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//C2r 12 
'define C2rJ2StA_Cr 1.23:2.35:429 
'define C2rJ2StA_Cf 0.75:1.48:3.11 
•define C2r二 12StBlCr 0.83:2.12:4.25 
'define C2r"l2$tB_Cf 0.65:1.57:3.11 
'define C2r二 12Streset_Cf. 0.82:1.66:3.07 
"define C2rJ2SRdriveSC 0.67:1.58:3.22 
'define C2rl2SFdriveSC 0.67:1.58:322 
'define C2r"l2SMaxload$C 0.74 , 
'define G2rJ2SLoadSA 0.07 
'define C2r_12SLoadSB 0.07 
'define C2rJ2SLoadSreset 0.06 
，define C2r•二 12STransS 12 
'define C2rJ2SAreaS 1966,5 
//DAND 12 
'define DAND 12StI_Qr 124:2.55:4.84 
def ine D A N D J 2 S t l l Q B r 0.82:1.59:2.82 
'define DANDJ2StI_RDYr 0.65:1.40:2.43 
^ define DA>iDJ2St l lQf 0.94:2.30:3.46 
_ . 'define DANDJ2StI~QBf 0.93:1.73:3.67 
T l ,, : , ‘define DAND二 12StI_RDYf 0.93:1.70:3.56 
'define DANDJ2Str~ 0.90:1.85:3.36 
'define D AND J 2 S t f 0.93:1.40:3.56 
'define DANDJ2SFdriveSQ 1,10^.09:2.23 
'define DANDJ2SFdriveSQB 1.09:2.00:2.39 
'define DANDJ2SFdriveSRDY 0.93:1.70:3.56 
'define DANDJ2SRdriveSQ 2.02:4.17:9.82 
.define DAND_12SRdriveSQB 1.94:3.92:9.16 • 
'define DAND~12SRdriveSRDY 0.52:1.25:2.53 
'define DAND~l2SMaxloadSQ 0.21 
'define DANDJ2SMaxloadSQB 0.23 
'define DANDJ2SMaxloadSRDY 0.78 
'define DAND~12SLoadSA 0.03 
'define DAND~12SLoadSAB 0.03 
'define DAND J2SLoadSB 0.03 : . 
'define DAND~12SLoadSBB 0.03 
'define DANDJ2SLoadSI 0.08 
'define DANDJ2STransS 17 
'define DAND J2SAreaS 3180.60 
/DNAND_12 
;define DAND_12StI_Qr 0.82:1.59:2,99 
'define DANDJ2SU_QBr 1.15:2.26:4.48 
'define DANDJ2StI_RDYr 1.09:2.10:4.14 
，define DAND:I2StI 一 Q f 0.93:1.73:3.67 
'define DAND_12StI QBf 0.94:1.75:3.46 
'define DAND_12$a~RDYf 0.87:1.62:3.28 
* define DANDJ2Str~ 1.09:2:10:4.14 
'define DAND~12$tf 0.87:1.62:3.28 
'define DANDJ2$FdriveSQ 1.12:2.44:3.80 
'define DAND~12SFdriveSQB 1.13:2.42:3.76 
'define DANDJ2SFdriveSRDY 0.62:1.41:2.75 
！I ’’ Mefine DANDJ2SRdriveSQ 1.96:4.27:9.21 
'define DANDJ2SRdriveSQB 2.11:4.61:9.92 
'define DANDJ2SRdriveSRDY 0.88:1.79:3.83 
'define DA>IDJ2SMaxloadSQ 0.26 
'define DANDJ2SMaxloadSQB 0.24 
'define DAND_l2SMaxloadSRDY 0.61 
'define DAND~12SLoadSA 0.03 
'define DANDJ2$LoadSAB 0.03 
'define DANDJ2SLoadSB 0.03 
'define DANDJ2SLoadSBB 0.03 
'define DANDJ2SLoadSI 0.08 
'define DANDJ2STransS 17 
'define D AND J 2$ AreaS 3180.60 
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/ /Fsum_i2 
'define Fsum_12$a_Qr 2.23:5.03:10.15 
* define FsumJ2$a_QBr 2.42:5.63:10.75 
'define FsumJ2StI~RDYr 224:5.24:10.40 
'define F s u m J 2 S a l Q f 1.02:1.87:3.71 
'define FsumJ2Sa]]QBf 0.99:1.96:3.87 
Mefme F s u m J 2 S a l R D Y f 0.96:1.86:3.77 
'define FsumJ2Str"" 2.23:5.03:10.15 
'define FsumJ2St f 0.96:1.86:3.77 . 
'define Fsum~12SFdrive$Q 1.18:2.58:3.18 
'define FsumJ2SFdriveSQB 1,17:2.43:3.01 
'define FsumJ2SFdriveSRDY 0.63:1.37:2.50 
'define FsumJ2SRdriveSQ 2.55:5.77:12.31 
/：. . 'define Fsum"*12SRdriveSQB 2.56:5.55:11.89 
'define Fsum_12SRdriveSRDY 1.25:2.52:4.92 
’define FsumJ2SMaxload$Q 0.09 
'define FsumJ2SMaxload$QB 0,10 
'define FsumJ2SMaxloadSRDY 0.21 
'define Fsum二 12SLoad$A 0.03 
[：;. 'define FsumJ2SLoadSAB 0.03 
"define Fsum_12SLoadSB 0.03 
. ' d e f i n e FsumJ2SLoadSBB 0.03 
f ； ‘ 'define FsumJ2SLtadSCIN 0.03 ： 
'define FsumJ2SLoadSCINB 0.03 
'define FsumJ2SLoadSI 0.08 
'define Fsum_12STransS 23 
'define Fsum_12SAreaS 4454.55 
//Fcay 一 12 
'define Fcay_12$tI_Qr 1.40:3.09:5.90 
'define Fcay~12StfQBr 1.71:3.38:6.49 “ 
'define Fcay二 12StCRDYr 1.59:3.19:6.19 
'define Fcay~12StI_Qf 1.00:2.03:3.91 
'define FcayJ2St l lQBf 1.09:2.09:4.01 
'define Fcay:l2StI:RDYf 1.08:2.02:3.89 
'define Fcay~12Str~ 1.59:3.19:6.19 
'define Fcay~12Stf 1.08:2.02:3.89 
xdefine FcayJ2SFdriveSQ 1.18:2.50:3.78 ‘ 
'define Fcay~12SFdriveSQB 1.13:2.43:3.69 
'define FcayJ2SFdriveSRDY 1.08:2,02:3.89 
'define FcayJ2SRdriveSQ 2.08:4.64:9.98 
'define Fcay~12SRdriveSQB 2.06:4.96:10,32 
'define Fcay~12SRdriveSRDY 0.81:2.02:3.96 
'define Fcay_12SMaxloadSQ 0.20 
'define Fcay_12SMaxioadSQB • 0.17 
IK. 'define Fcay~12SMaxload$RDY 0.55 
'define Fcay_12SLoadSA 0.03 
'define Fcay_12SLoadSAB 0.03 
'define Fcay_12SLoadSB 0.03 • 
'define Fcay_I2SLoadSBB 0.03 � 
'define Fcay~12SLoadSCIN 0.03 
'define FcayJ2SLoadSCINB 0.03 
'define Fcay~12SLoadSI 0.08 
def ine Fcay_l2STransS 21 
'define Fcay~12SArcaS 3992.85 
//DOR一 12 
%defme~DOR_12StI_Qr ‘ 0.96:1.85:3.49 
'define DOR_12StfQBr 127:2.26:4.20 \ 
'define DOR_12StI_RDYr 1.23:2.10:3.86 
'define DOR_12Sa_Qf 0.87:1.69:3.50 
'define DORJ2StI_QBf 0.94:1.75:3.49 
'define D O R J 2 S d l R D Y f 0.88:1.62:3.29 
'define DOR_l2Str 1.23:2.10:3.86 
'define DOR^nStf 0.88:1.62:3.29 
'define DORJ2SFdriveSQ 1.16:2.43:3.72 
'define DOR_12SFdriveSQB 1.12:2.42:3.81 
'define DOR_12SFdriveSRDY 0.62:1.41:2.77 
； . . “ ： _ ； , . r i « 、 ； '• ' . : „ . . , . • 、 . ： : • . . , ； . . . , ‘ . . - , ,• 
Bl 
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'define DOR 12$RdriveSQ 1.98:4.43:9,47 
Mefmc DORJ2SRdriveSQB 2.05:4,61:9.77 
'define DORJ2SRdriveSRDY 0.81:1.79:3.72 
'define DORJ2SMaxloadSQ 0.25 
'define DORJ2SMaxIoadSQB 0.24 
'define DORJ2SMaxloadSRDY 0.61 
'define DORJ2SLoadS A 0.03 
'define DORJ2SLoadSAB 0.03 
'define DORJ2SLoadSB 0.03 » 
'define DORJ2SLoadSBB 0.03 
'define DORJ2SLoad$I 0.08 
'define DORJ2STransS 17 
'define DORJ2SArcaS 3180.6 
/ / D N O R J 2 
MefmeDNOR 12$a_Qr 2.04:4.63:9.97 
'define DNOR~12StI_QBr 0.82:1.59:2.82 
'define DNORJ2StI_RDYr 1.09:2.10:4.14 
f 'define DNORJ2StI Qf 0.94:1.75:3.46 
'define DNOR_12Sa_QBf . 1.12:2.42:3.75 
1 � , . 'define D N O R J 2 S a _ R D Y f 0.65:1.40:2.43 
I • • 'define DNOR_12^tr 1.09:2.10:4.14 
% define DNOR~12Stf 0.65:1.40:2.43 
'define DNOR_12SFdriveSQ 1.13:2.45:3.78 
，define DNORJ2SFdriveSQB 1.12:2.42:3.75 
'define DNORJ2SFdriveSRDY 0.64:1.45:2.67 
�def ine DNORJ2SRdriveSQ 1.23:2.55:4.84 
'define DNORJ2SRdriveSQB 1.96:4.33:9.19 
'define DNORJ2SRdriveSRDY 0.88:1.79:3.83 • 
1 define DNORJ2SMaxloadSQ 0.23 
'define DNORJ2SMaxloadSQB 0.25 
'define DNORJ2SMaxIoadSRDY 0.83 
'define DNOR~12SLoadSA 0.03 
Define DNORJ2SLoadSAB 0.03 
•define DNOR~I2SLoadSB 0.03 
'define DNOR_12SLoadSBB 0.03 . 
'define DNORJ2SLoadSI 0.08 
:define DNOR:12STransS 17 
'define D N O R J 2 S AreaS 3180.60 
//DXOR_12 
'define DXOR_12StI_Qr 1,34:2.78:5.53 
'define DXOR_12Sa_QBr 1.45:3.18:5.66 
'define DXORJ2StI RDYr 1.37:3.07:5.14 
'define D X O R J 2 $ d Qf 0.89:1.66:3.30 
'define DXOR_12Sd QBf 0.89:1.72:3.39 
"define DXOR_12StI_RDYf 0.84:1.64:3.23 
'define DXORJ2Str 1.37:3.07:5.14 
'define DXOR 12Stf 0.89:1.66:3.30 
'define DXOR_12SFdriveSQ 1.15:2.47:3.70 
'define DXOR_12SFdriveSQB 1.15:2.41:3.63 
'define DXOR~12SFdriveSRDY 0.72:1.52:2,90 . 
'define DXOR~12SRdriveSQ 2.09:4.81:10.12 
'define DXORJ2SRdriveSQB 2.12:4.74:10.28 
'define DXORJ2SRdriveSRDY 1.02:2.15:4.89 
'define DXORJ2SMaxloadSQ 0.21 
'define DXORJ2SMaxloadSQB 0.20 
* define DXORJ2SMaxloadSRDY 0.61 
’ define DXOR~12SLoadSA 0.03 
'define DXORJ2SLoadSAB 0.03 
'define DXOR~12SLoadSB 0.03 
'define DXOR__12SLoadSBB 0.03 
'define DXORJ2SLoadSI 0.08 
% define DXORJ2$TransS 19 
'define DXOR_12SAreaS 3488.40 
,• . . . • ‘ ‘ 
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//DXNOR 12 
'define DXNORJ2SU_Qr 1.45:3.19:5.89 
•define DXNOR 12StI_QBr 1.34:2.86:4.99 
'define DXNOR 12SU_RDYr 1.32:2.77:4.82 
'define DXNOR""l2StI_Qf 0.89:1.72:3.39 
'define DXNOR_12StI_QBf 0.89:1.66:3 JO 
'define DXNOR 12$tI_RDYf 0.80:1.45:2.93 
'define DXNORJ2Str 1.34:2.86:4.99 . 
’ define DXNOR 12Stf 0.80:1.45:2.93 
'define DXNOR 12SFdriveSQ 1.15:2.43:3.70 
Mefine DXNOR~12SFdriveSQB 1.14:2.45:3.65 
'define DXNORJ2SFdriveSRDY 0.63:1.43:2.72 
'define DXNORJ2SRdriveSQ 2.13:4.74:5.98 
Mefine DXNOR 12SRdriveSQB 2.09:4.77:10.27 
'define DXNORJ2SRdriveSRDY 0.97:2.19:4.75 
'define DXNORJ2SMaxioadSQ 0.21 
'define DXNOR~12SMaxloadSQB 0.20 
'define DXNOR_12SMaxIoad$RDY 0.46 
� 'define DXNORJ2SLoad$A 0.03 
'define DXNOR_12SLoadSAB 0.03 . 
M•‘ . 'define DXNORJ2SLoadSB 0.03 
m , 'define DXNORJx2SLoadSBB 0.03 
'define DXNOR_12SLoadSI 0.08 
'define DXNORJ2$TransS 19 
* define DXNOR_l2SArcaS 3488.40 
//Prlatr 
'define Prlatr 12StI Qf 1.78:3.52:7.11 
'define Priatr_12StI_QBf 1.78:3.76:7.60 . 
'define Prlatr_12Sa_RDYf 1.40:2.87:5.98 
'define PrlatrJ2SUlQr 1.97:3.84:8.02 
'define Prlatr 12Sd_QBr 1.98:4.07:7.97 
define Prlatr_12SU_RDYr 2^7:4.99:9.13 
'define Prlatr_12StZlQf 0.85:1.70:3.39 
'define Prlalr_12StZ_QBr 0.15:1.36:2.80 
'define PrlatrJ2StZ_RDYr 0.84:1.59:3.15. 
. ' d e f i n e Prlatr_12SFdrivcSQ 140:2.50:5^5 
'define PrIatrj2SRdriveSQ 1.02:2.51:5.20 
'define Prlatr_12SFdriveSQB 1.10:2.38:5.15 
def ine PriatrJ2SRdrivcSQB 1.02:2.31:4.93 
'define PrlatrJ2SFdrive$RDY 0.73:1.56:3.21 
'define PrlatrJ2SRdrivcSRDY 1.00:2.03:4.68 
'define PrlatrJ2SMaxloadSQ 0.42 • 
'define PrlatrJ2SMaxloadSQB 0.44 
'define Prlatr" 12SMaxloadSRDY 0.36 ’ 
'define PrlatrJ2SLoadSIN 0.03 
'define PrIatr~12SLoadSINB 0.03 
'define PrlatrJ2SLoadSI 0.06 
'define PrlatrJ2SLoadSZ 0.06 � � . 
'define Prlatr~12STransS 23 
'define PrlatrJ2SAreaS 4086.90 
//Prlat_12 
'define PrlatJ2StI_qf 0.86:1.60:3.36 
'define Pr!atJ2Sd_qbf 0.81:1.55:3.24 
'define Prlat~l2Sa_rdyf 0.81:1.51:3.06 
'define Prlat~12Sd qr 2.13:4.11:9.37 
'define Prlat~12SU_qbr 1.99:4.05:7.42 
'define PrlatJ2StI_rdyr 1.35:3.53:6.59 
'define Prlat_12SFdriveSq 1.11:2.39:3.13 
'define Prlaf llSRdriveSq 2.36:5.58:11.10 
'define PrIat_12$FdriveSqb 1.15:2.41:3.15 
'define Prlat~12SRdriveSqb 2.30:5.34:11.42 
'define PrlatJ2SFdriveSrdy 0.76:1.67:3.14 
'define PriatJ2SRdriveSrdy 1.16:2.84:5.79 
'define Prlat~12SMaxloadSq 0.13 
'define PrlatJ2SMaxloadSqb 0.13 
'define PrlatJ2$Maxload$rdy 0.31 
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'define Priat^HSLoadSin 0.03 
'define PrlatJ2SLoadSinb 0.03 
'define PriatJ2SLoad$I 0.08 
'define Prlat~12$TransS 17 
'define Prlafl2SArea$ 3026.70 
//Dinv_12 
Mefme Dinv_12StI_qf 0.85:1.59:3 J22 
'define Dinv"l2StI_qbf 0.81:1.67:3.31 , 
'define Dinv 12StI_rdyf 0.82:1.49:3.02 
'define DinvJ2StI qr 0.90:1.71:3.11 
'define DinvJ2$a_qbr 0.87:1.67:322 
'define Dinv J2StI_rdyr 0.82:1.61:2.92 
'define DinvJ2SFdriveSq 1.11:2.38:3.74 
'define DinvJ2SRdriveSq 2.00:1.71:3.11 
'define Dinv~12SFdriveSqb 1.12:235:3.62 
: 'define DinvJ2SRdriveSqfa 1.98:4.43:9.42 
^ define DinvJ2SFdriveSrdy 062:1.40:2.70 
'define Dinv~12SRdriveSrdy 0.82:1.71:3.45 
K'. 'define DinvJ2SMaxloadSq 0.30 
'define Dinv~12SMaxloadSqb 0.25 . 
. 4 def ine DinvJ2SMaxloadSrdy 0.75 
I � • ‘ 'define DinvJ2SLoadSin 0.03 
'define DinvJ2SLoad$inb 0.03 
'define Dinv~12SLoadSI 0.08 
，define Dinv~12STransS 15 
'define DinvJ2SAreaS 2753,1 
//CPlat_l2 : 
•defineCPlat 12StC_Qr 2.62:5.70:11.40 
'define CPlat~12StC_Qf 2.74:5.85:12.55 
'define CPlat_l2StC QZr 2.20:4.55:10.17 s 
'define CP!at_12StC_QZf 2^6:4.90:10.20 
'define CPlat 12StP_Qr 1.76:3.76:7.64 
'define CPlatJ2StP~Qf 1.94:3.92:8.50 
'define CPlat_12StP_QZr 1,48:2.96:6.26 
define CPlat_12StP_QZf 1.49:3.26:6.30* 
'define CP!at_12StRESETZ_Qf L37:3:00:5.46 
，define CPlat二 12StRESETZ_QZr 0.91:2.01:3.65 
， d e f i n e CPlat二 12SRdriveSQ 0.51:1.10:2.46 
'define CPlatJ2SFdriveSQ 0.39:0.77:1.55 
'define CPlat~12SRdriveSQZ 0.58:1.31:2.59 
'define CPlatJZSFdriveSQZ 0.43:0.89:1.62 
I 'define CPIatJlSMaxioadSQ 1.19 
^ 'define CP!atJ2SMaxloadSQZ 1.23 
'define CPlatJ2SLoadSD 0.03 
'define CPlatJ2SLoadSC 0.03 
'define CPIatJ2SLoadSP 0.03 / . 
'define CPlafllSLoadSRESETZ 0.03 > 
'define CPIatJ2STransS 36 
'define CPlacJ2S AreaS 6258.6 
• • //CPLatb_12 
'define CPLatb_12$tC_Qr 1.96:4.04:8.15 
'define CPLatb J 2 S t d Q f 1.58:3.39:7.14 
'define CPLatbJ2$tC_QBr 1.70:3.74:7.91 
'define CPLatbJ2StC_QBf 2.07:4.35:8.83 
'define CPLatbJ2StP~Qr 1.21:2.53:4.75 
'define CPLatbJ2StPlQf 0.99:1.93:3.76 
'define CPLatb J2$tP_QBr 1.13:2.15:4.21 
'define CPLatbJ2StPlQBf 1.34:2.71:5.29 
'define CPLathJlStZ^Qf 0.77:1.43:2.82 
'define CPLatb J2Stz lQBr 0.90:1.77:3.48 
'define CPLatb J2SRdrivcSQ 0.56:1.27:2.57 
'define CPLacbJ2SFdriveSQ 0.44:0.94:1.80 
'define CPLatb J2SRdrivcSQB 1.16:2.47:4.81 
'define CPLatbJ2$FdriveSQB 1.30:2.80:5.57 
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'define CPLatb_12$MaxloadSQ 1.06 
'define CPLatb J2$MaxioadSQB 0.98 
'define CPLatbJ2SLoadSD 0.03 
'define CPLatbJ2SLoadSC 0.03 
'define CPLatbJ2SLoadSP 0.03 
'define CPLatbJ2SLoadSZ 0.03 
'define CPLatbJ2STransS 28 
'define CPLatbj2SAreaS 4685.40 
//Dei5_12 
'define Del7_12$tIN_Qr 2.86:5.25:11.16 
'define Del7~12StIN_Qf 3.94:6.15:12.11 
'define Del7_12SRdriveSQ 0.76:1.72:3.15 
'define Del7J2SFdriveSQ . 0.48:1.27:2.23 
'define Del7_12$MaxloadSQ 0.63 
'define Del7~12SLoadSrN 0.11 
'define Del7J2STransS 10 
'define Del7J2SAreaS 2488.05 
//Del7 12 
1: . 'define Del7_12StIN_Qr 2.94:6.14:13.58 , 
1； , . �define Del7二 12StIN=Qf 3.94:8.38:14.46 
� • ' 'define Del7J2SRcIrTveSQ 0.87:1.71:3.04 
'define Del7J2SFdriveSQ 0.63:1.16:2.18 
'define Del7J2SMaxloadSQ 0.60 
'define Del7J2SLoadSIN 0.11 
'define DeI7~12STransS 12 
'define Del7J2SAreaS 2488.05 
//Dell0_12 -
'define Del 10_l2$tIN_Qr 4.74:9.29:17.67 
'define DellOJ2StIN_Qf 5.56:11.31:20.76 
'define DellOJ2SRdriveSQ 0.72:1.50:3.21 
'define DellOJ2SFdriveSQ 0.49:1,18:2.33 
'define DellOJ2SMax!oadSQ 0.97 
'define DeI10J2SLoadSIN 0.11 
'define Dell0J2STransS 12 
'define Dell0J2SAreaS 2761.65 
//Deli5_12 
'define"beli5_l 2StIN_Qr 3.75:6.04:11.06 
�defmeDeli5 二 12StIN_Qf 3.01:5.58:10,86 
Mefme Deli5~12SRdriveSQ 0.71:2.03:4.00 
'define Deli5 J2SFdriveSQ 0.67:1.45:2.46 
, M e f r n e Deli5:12$MaxloadSQ : 0.36 
4defme De!i5 J2SLoadSIN 0 .H . - : ' 
'define Deli5J2STransS 8 
'define Deli5 J2SAreaS 2188.80 
//Deli7_12 v ‘ 
'define DellO_12StIH_Qr 3.83:8,11:13.23 
'define DellO~I2StINlQf 3,14:6.50:12.84 
'define DellOJ2$RdriveSQ 0.91:1.72:3.95 
'define DellOJ2SFdriveSQ 0.81:1.45:2.61 
'define DellO~12SMaxIoadSQ 0.52 
'define DellOJ2SLoadSIN 0.11 
'define DellO~12STransS 10 
'define DellOJ2SAreaS 2188.80 
//Deitl0_12 
'define DelilO_12StIN_Qr 5.29:9.40:18.44 
'define DelilOJ2StINlQf 4.79:9.74:17.82 
'define DelilOJ2SRdrTveSQ ； 0.94:2.49:4.40 
'define DelilOJ2SFdriveSQ 1.11:1.97:4.25 
'define DelilOJ2$MaxloadSQ 0.12 
'define DelilOJ2SLoadSIN 0.11 
'define DelilOJ2STransS 10 
'define Deli 10J2SAreaS 2453.85 
A4-8 
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EVA Parameters value for Verilog Model ECPD 12 
//Deli 15 12 
'define Delil5_12StIN_Qr 7.58:13.85:24.87 
'define Del i l5J2StIN_Qf 5.30:11,86:22.34 
'define Delil5J2SRdriveSQ 0.97:2.33:4.82 
'define Delil5~12SFdriveSQ 1.40:2.56:4.75 
'define Deii l5J2$MaxloadSQ 0.16 
'define Del i l5J2$Load$IN 0.11 
p ! 'define Delil5_12STransS 10 
, 'define Delil5~12SAreaS 2795.85 
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EVA Layout ECPDTI 
Layout of test chip for testing Self-Timed Library Cells 
Chip name: "ST—CELL" 
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EVA Layout ECPPl2 
Layout of test chip with two types of Self-Timed Matrix Multiplers 
I Chip name: "ST-CKT1" 
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I EVA Layout ECPP 12 
Layout of the 3rd test chip with Self-Timed Matrix Multiplers 
Chip Name: "ST一CKT2n 
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EVA Chip Microphotograph ECPD12| 
Chip microphotograph of ” ST一 CELL" 
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Chip microphotograph of “ ST_CKT 1 “ 
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